**Author details**

Syed Manzoor Qasim\*, Mohammed S. BenSaleh and Abdulfattah M. Obeid National Center for MEMS Technology, King Abdulaziz City for Science and Technology (KACST), Riyadh, Saudi Arabia

\*Address all correspondence to: syed.manzoor@ieee.org

© 2019 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/ by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

**297**

pp. 155-158

*Towards Optimised FPGA Realisation of Microprogrammed Control Unit Based FIR Filters*

[7] Cosoroaba A. Achieve higher performance with Virtex-5 FPGAs.

XCell. 2006;**59**:16-18

*DOI: http://dx.doi.org/10.5772/intechopen.90662*

AlJuffri AA, Obeid AM. Scalable design of microprogrammed digital FIR filter for sensor processing subsystem. IEICE Electronics Express. 2014;**11**:1-7. DOI:

[2] Qasim SM, BenSaleh MS. Hardware implementation of microprogrammed controller based digital FIR filter. IAENG Transactions on Engineering Technologies. 2014;**247**:29-40. DOI: 10.1007/978-94-007-6818-5\_3

Bahaidarah M, AlObaisi H, AlSharif T, Alzahrani M, et al. Design and FPGA implementation of sequential digital FIR filter using microprogrammed controller. In: Proceedings of IV IEEE International Congress on Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT'12); 3-5 October 2012. St. Petersburg, Russia: IEEE; 2012.

[1] BenSaleh MS, Qasim SM,

**References**

10.1587/elex.11.20140474

[3] Qasim SM, BenSaleh MS,

[4] Waters R, Swartzlander E. A reduced complexity Wallace multiplier reduction. IEEE Transactions on Computers. 2010;**59**:1134-1137. DOI:

[5] Xing S, Yu WWH. FPGA adders: Performance evaluation and optimal design. IEEE Design and Test of Computers. 1998;**15**:24-29. DOI:

BenSaleh MS, Obeid AM, Qasim SM. FPGA implementation of scalable microprogrammed FIR filter

architectures using Wallace tree and Vedic multipliers. In: Proceedings of 3rd IEEE International Conference on Technological Advances in

Electrical, Electronics and Computer Engineering (TAEECE'15); 1 May 2015. Beirut, Lebanon: IEEE; 2015.

pp. 1002-1005

10.1109/TC.2010.103

10.1109/54.655179

[6] Aljuffri AA, Badawi AS,

*Towards Optimised FPGA Realisation of Microprogrammed Control Unit Based FIR Filters DOI: http://dx.doi.org/10.5772/intechopen.90662*
