**Author details**

Amit M. Joshi National Institute of Technology, Jaipur, Rajasthan, India

\*Address all correspondence to: amjoshi.ece@mnit.ac.in

© 2019 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/ by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

output is defined using IEEE 754 SP format because of complex calculations during DWT and inverse DWT. **Tables 3** and **4** provides the hardware utilization of targeted FPGA, and **Table 5** has the total computation delay. During synthesis process, the proposed audio watermarking scheme is validated for the real-time performance by

**Parameter DWT Watermark embedding Inverse DWT** Maximum frequency 36.12 MHz 47.26 MHz 39.32 MHz Minimum period 27.68 ns 21.15 ns 24.32 ns

**Resources DWT Watermark embedding Inverse DWT** BELs 13,214 5026 10,586 Registers 4946 1258 4268 Adders/subtractor 507 130 468 Multiplier 0 0 0

**Resources Total DWT Watermark Embedding Inverse DWT** Slice 16840 1980 (11%) 570 (3%) 1796 (10%) Slice FFs 33280 498 (1%) 137 (1%) 412 (1%) 4 input LUTs 33280 3782 (11%) 956 (2%) 3584 (10%) Bounded IOBs 519 158 (30%) 52 (10%) 135 (26%) GCLKS 24 1 (4%) 1(4%) 1 (4%)

**Algorithm Proposed [24] [25]** Payload 220 172 196 Noise reduction 0 0 0 BER 20 dB 20 dB 20 dB Cropping and shifting (robust) Yes Yes No MP3 64 kbps (BER) 0.041 0.0434 0.01

*Security and Privacy From a Legal, Ethical, and Technical Perspective*

The audio watermarking algorithm is proposed for different audio application. The algorithm uses DWT transform during watermarking process. The proposed

FPGA prototyping.

**Table 3.**

**Table 4.**

**Table 5.**

**Table 2.**

*FPGA report for device utilization.*

*FPGA report for resource utilization.*

*Synthesis report for timing analysis.*

*Comparison with related audio watermarking.*

**6. Conclusion**

**208**
