**Author details**

Altaf O. Mulani\* and Pradeep B. Mane AISSMS Institute of Information Technology, Pune, Maharashtra, India

\*Address all correspondence to: aksaltaaf@gmail.com

© 2019 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/ by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

**139**

2015;**2**(2):178-183

2016

*High-Speed Area-Efficient Implementation of AES Algorithm on Reconfigurable Platform*

[8] Deshpande HS, Karande KJ, Mulani AO. Area optimized implementation of AES algorithm on FPGA. In: IEEE International Conference on Communications and Signal Processing

[9] Ibrahim A. FPGA based hardware implementation of compact AES encryption hardware core. WSEAS Transactions on Circuits and Systems.

[10] Khose PN, Raut VG. Implementation of AES algorithm on FPGA for low area consumption. In: IEEE International Conference on Pervasive Computing

(ICCSP); April 2015

2015;**14**:364-371

(ICPC); January 2015

[11] Mulani AO, Mane PB. Area optimization of cryptographic

[12] Yewale Minal J, Sayyad MA.

[13] Deshpande HS, Karande KJ, Mulani AO. Efficient implementation of AES algorithm on FPGA. In: IEEE International Conference on Communications and Signal Processing

[14] Tonde AR, Dhande AP. Review paper on FPGA based implementation of advanced encryption standard (AES) algorithm. International Journal of Advanced Research in Computer and Communication Engineering. January

[15] Varhade SA, Kasat NN. Implementation of AES algorithm using FPGA and its performance analysis. International Journal of Science and Research. May 2013;**4**(5):2484-2492

(ICCSP); April 2014

2014;**3**(1):4878-4880

algorithm on less dense reconfigurable platform. In: IEEE International Conference on Smart Structures and Systems (ICSSS); October 2014

Implementation of AES on FPGA. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP). October 2014;**4**(5):65-69

*DOI: http://dx.doi.org/10.5772/intechopen.82434*

[1] Mulani AO, Mane PB. Watermarking

and cryptography based image authentication on reconfigurable platform. Bulletin of Electrical Engineering and Informatics. June

[2] Ratheesh T, Narayanan S. FPGA based implementation of AES encryption and decryption with low power multiplexer LUT based S-box. IOSR Journal of Electronics and Communication Engineering. April

[3] Agarwal A, Singh G, Sharma N. Implementation of AES algorithm. International Journal of Engineering Research and Science (IJOER). April

[4] Farooq U, Faisal Aslam M. Comparative analysis of different AES implementation techniques for efficient resource usage and better performance of an FPGA. Journal of King Saud University-Computer and Information Sciences. March

[5] Sai Srinivas NS, Akramuddin Md. FPGA based hardware implementation

[6] Mathur N, Bansode R. AES based text encryption using 12 rounds with dynamic key selection. In: International

Computing and Virtualization. Elsevier;

[7] Kalaiselvi K, Mangalam H. Power efficient and high performance VLSI architecture for AES algorithm. Journal of Electrical Systems and Information Technology. September

Conference on Communication,

of AES Rijndael algorithm for encryption and decryption. In: IEEE International Conference on Electrical, Electronics and Optimization

Techniques; March 2016

2017;**6**(2):181-187

**References**

2017;**12**(2):57-61

2016;**2**(4):112-116

2016;**29**(3):295-302

*High-Speed Area-Efficient Implementation of AES Algorithm on Reconfigurable Platform DOI: http://dx.doi.org/10.5772/intechopen.82434*
