**4.1 RTL schematic**

**Figure 25** shows detailed RTL schematic of the proposed implementation of AES algorithm.
