

IntechOpen

Advances in Memristor Neural Networks Modeling and Applications

Edited by Calin Ciufudean





ADVANCES IN MEMRISTOR NEURAL NETWORKS – MODELING AND APPLICATIONS

Edited by Calin Ciufudean

Advances in Memristor Neural Networks - Modeling and Applications

http://dx.doi.org/10.5772/intechopen.75147 Edited by Calin Ciufudean

Contributors

Arturo Sarmiento Reyes, Yojanes R. Velasquez, Hongyu An, Yang Yi, Kangjun Bai, Gennady Panin, MariaPia Pedeferri, Fernando Corinto, Marco Ormellese, Andrea Brenna, Maria Vittoria Diamanti, Seyedreza Noori, Ping Hu, Shuxiang Wu, Shuwei Li

© The Editor(s) and the Author(s) 2018

The rights of the editor(s) and the author(s) have been asserted in accordance with the Copyright, Designs and Patents Act 1988. All rights to the book as a whole are reserved by INTECHOPEN LIMITED. The book as a whole (compilation) cannot be reproduced, distributed or used for commercial or non-commercial purposes without INTECHOPEN LIMITED's written permission. Enquiries concerning the use of the book should be directed to INTECHOPEN LIMITED rights and permissions department (permissions@intechopen.com). Violations are liable to prosecution under the governing Copyright Law.

(cc) BY

Individual chapters of this publication are distributed under the terms of the Creative Commons Attribution 3.0 Unported License which permits commercial use, distribution and reproduction of the individual chapters, provided the original author(s) and source publication are appropriately acknowledged. If so indicated, certain images may not be included under the Creative Commons license. In such cases users will need to obtain permission from the license holder to reproduce the material. More details and guidelines concerning content reuse and adaptation can be foundat http://www.intechopen.com/copyright-policy.html.

Notice

Statements and opinions expressed in the chapters are these of the individual contributors and not necessarily those of the editors or publisher. No responsibility is accepted for the accuracy of information contained in the published chapters. The publisher assumes no responsibility for any damage or injury to persons or property arising out of the use of any materials, instructions, methods or ideas contained in the book.

First published in London, United Kingdom, 2018 by IntechOpen eBook (PDF) Published by IntechOpen, 2019 IntechOpen is the global imprint of INTECHOPEN LIMITED, registered in England and Wales, registration number: 11086078, The Shard, 25th floor, 32 London Bridge Street London, SE19SG – United Kingdom Printed in Croatia

British Library Cataloguing-in-Publication Data A catalogue record for this book is available from the British Library

Additional hard and PDF copies can be obtained from orders@intechopen.com

Advances in Memristor Neural Networks - Modeling and Applications Edited by Calin Ciufudean p. cm. Print ISBN 978-1-78984-115-2 Online ISBN 978-1-78984-116-9 eBook (PDF) ISBN 978-1-83881-815-9

We are IntechOpen, the world's leading publisher of Open Access books Built by scientists, for scientists

3,750+

116,000+

International authors and editors

120M+

Downloads

151 Countries delivered to Our authors are among the

most cited scientists

12.2%

Contributors from top 500 universities



WEB OF SCIENCE

Selection of our books indexed in the Book Citation Index in Web of Science™ Core Collection (BKCI)

Interested in publishing with us? Contact book.department@intechopen.com

Numbers displayed above are based on latest data collected. For more information visit www.intechopen.com



Meet the editor



Dr. Calin Ciufudean is currently at the "Stefan cel Mare" University of Suceava, Faculty of Electrical Engineering and Computer Science, Department of Computers, Control Systems, and Electronics. He is the author of over 160 scientific papers published in scientific journals and conference proceedings abroad and in Romania, the author/coauthor of 17 books published in Romania and

abroad, the author/coauthor of 32 inventions, and a technical expert for the Romanian Ministry of Justice. He is a member of the editorial boards of several international scientific journals and conferences of control systems and electric engineering science. He was designated chairman/keynote speaker for 34 international conferences.

Contents

Preface XI

Section 1	Memristor Artificial Synapsis for Neural Networks	1
-----------	---	---

- Chapter 1 Synaptic Behavior in Metal Oxide-Based Memristors 3 Ping Hu, Shuxiang Wu and Shuwei Li
- Section 2 Memristor Neuromorphic Technologies for Computing Architecture 23
- Chapter 2 The Roadmap to Realize Memristive Three-Dimensional Neuromorphic Computing System 25 Hongyu An, Kangjun Bai and Yang Yi
- Chapter 3 Memristive Anodic Oxides: Production, Properties and Applications in Neuromorphic Computing 45 Andrea Brenna, Fernando Corinto, Seyedreza Noori, Marco Ormellese, MariaPia Pedeferri and Maria Vittoria Diamanti
- Section 3 New Materials Based on Memristor Properties 65
- Chapter 4 Memristive Systems Based on Two-Dimensional Materials 67 Gennady N. Panin and Olesya O. Kapitanova
- Section 4 Pattern Recognition Using Memristor Models 89
- Chapter 5 Charge-Controlled Memristor Grid for Edge Detection 91 Arturo Sarmiento-Reyes and Yojanes Rodríguez Velásquez

Preface

We are accused of going against the times. We are doing that deliberately and with all our strength. —Lanza del Vasto

Neural networks significantly deal with a large area of applications such as image processing, speech recognition, natural language processing, and bioinformatics. Unfortunately, it is still difficult to fully analyze the inference provided by a layered neural network, as it contains complex parameters embedded in hierarchical layers.

Therefore, nowadays scientific research deals with alternative solutions for analyzing neural network architectures where the stochastic nature and live dynamics of memristive models play a key role. The features of memristors make it possible to direct processing and analysis of both biosystems and systems driven by artificial intelligence, as well as to develop plausible physical models of spiking neural networks with self-organization.

This book deals with advanced applications illustrating these new concepts, and delivers an important contribution for the achievement of the next generation of intelligent hybrid bio-structures.

Different modeling and simulation tools can deliver an alternative to funding the theoretical approach as well as practical implementation of memristive systems.

Dr. Calin Ciufudean Associate Professor "Stefan cel Mare" University Suceava, Romania

Memristor Artificial Synapsis for Neural Networks

Synaptic Behavior in Metal Oxide-Based Memristors

Ping Hu, Shuxiang Wu and Shuwei Li

Additional information is available at the end of the chapter

http://dx.doi.org/10.5772/intechopen.78408

Abstract

With the end of Moore's law in sight, new computing paradigms are needed to fulfill the increasing demands on data and processing potentials. Inspired by the operation of the human brain, from the dimensionality, energy and underlying functionalities, neuromorphic computing systems that are building upon circuit elements to mimic the neurobiological activities are good concepts to meet the challenge. As an important factor in a neuromorphic computer, electronic synapse has been intensively studied. The utilization of transistors, atomic switches and memristors has been proposed to perform synaptic functions. Memristors, with several unique properties, are exceptional candidates for emulating artificial synapses and thus for building artificial neural networks. In this paper, metal oxide-based memristor synapses are reviewed, from materials, properties, mechanisms, to architecture. The synaptic plasticity and learning rules are described. The electrical switching characteristics of a variety of metal oxide-based memristors are discussed, with a focus on their application as biological synapses.

Keywords: memristor, metal oxide, synapse, neuromorphic computing, synaptic plasticity

1. Introduction

With the aid of modern technology, human society has entered into a new big data era. Meanwhile, it brings a new challenge to humans for data processing. Despite the great success in the past decades, the traditional computer based on Von Neumann architecture and complementary metal oxide semi-conductor (CMOS) technology is still suffering limitations of dealing with big data while it can only deal with well-defined data. These machines cannot compete with the biological system in solving the imprecisely specified problems of the real world which are very simple for biological beings [1, 2]. Even though the digital computers can emulate some functionality

IntechOpen

© 2018 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

of certain animals with comparable speed and complexity, the energy consumptions increase exponentially as the animal hierarchy becomes higher with a very huge volume. Conversely, the biological brain is a compact dense system which can offer parallel processing, self-learning, and adaptivity with a combination of storage and computation in very low power consumption [3]. In these decades, the implementation of Von Neumann architecture computers to mimic biological systems has been in the form of software but such simulations are not comparable to biological systems in terms of efficiency and speed due to the physical limitation of those digital computers. Even the artificial neural networks based on CMOS-integrated circuits are far inadequate for constructing bionic systems. The truly reason for this drawback is the need to transfer data between a memory(storing data) and a processor(computing based on the data). This requirement of data transfer generates an intrinsic delay and inefficiency, which is a bottleneck for all CMOS-based neural networks [4]. In the past decades, the semi-conductive technology has led to great progress under the aid of the rapid development of the electronic industry, which has promoted the steps forward to develop artificial neural networks. In 2011, the supercomputer Watson, with 2880 computing cores [5], won the human-machine contest which proved that supercomputers have their advantages in some aspects [6]. But the important point that has been ignored in this comparison is the energy consumption and the physical volume of the computers. Watson has thousands of cores and requires about 80 kW of power and 20 tons of air-conditioned cooling capacity [7], while the human brain occupies space like a soda bottle and consumes power of 10 W.

Therefore, an alternative approach to building a brain-like or neuromorphic computational system with distributed computing and localized storage in networks becomes an attractive option [1, 8–11]. The brain-like computational system can outperform conventional computers with good performance in handing the real-time processing of unstructured sensory data, such as image, video or voice recognition, navigation, etc. [12–17]. Also, the brain-like computational system has the advantages of architecture and function compared to conventional computers, offering massive parallelism, small area, scalability, power efficiency, the combination of memory and computation, self-learning and adaptivity [3]. Many researches have helped us understand how neurons and synapses function and revealed how essential synapses are to biological computations, especially in memorizing and learning [18–21]. However, building compact neuromorphic computing systems remains as a challenge, especially for the lack of electronic elements which could mimic the biological synapses. In recent decades, the research of neuromorphic systems is renewed by the understanding of biological neural networks and the emergence of new nanodevices. Particularly, the emergence of the fourth electronic element, memristor [22-28], makes it feasible to construct bionic hardware which will lead to effective, high-performance neuromorphic computing hardware.

In this chapter, we will discuss synaptic devices and summarize the recent progress in neuromorphic hardware, which is based on memristors. In particular, we will focus on a few typical devices based on metal oxides and their key properties served as synapses. We will start with a brief description of memory and the learning of synapses in Section 2. In Section 3, we will elaborate more on these oxide-based memristors (TiO_x, WO_x, HfOx, TaOx, NiOx, etc.) with an emphasis on resistive switching (RS) characteristics, which is followed by neuromorphic computing applications and the underlying physical mechanism. We limit this review to metal oxide-based memristive devices for the emulation of synaptic functionalities and will not cover the literature on neuromorphic circuits.

2. Plasticity and learning of the synapse

In the nervous system, neurons and synapses are the basic units for transit information to the whole biological body. In the human brain, it consists of $\sim 10^{11}$ neurons and an extremely large number of synapses, $\sim 10^{15}$, which act as a highly complex interconnection network among the neurons [29]. Neurons consist of three main parts: a soma, dendrites, and an axon. Neurons generate action potentials (spikes), with amplitudes of approximately 100 mV and durations in the range of 0.1–1 ms in their soma. The spikes propagate through the axon and are transmitted to the next neuron through the synapses. A synapse [30] is a 20–40 nm junction between the axon and the dendrites (shown in **Figure 1**) that permits a neuron (or nerve cell) to pass an electrical or chemical signal to another neuron or to the target efferent cell. Each neuron connects with other neurons through 10^3 – 10^4 synapses to form a complex network. The information transmission between neurons with the synapses is very complicated which



Figure 1. A schematic illustration of synapse.

is excited by the surroundings. At the synapse, the plasma membrane of the signal-passing neuron (the presynaptic neuron) comes into close apposition with the membrane of the target (postsynaptic) cell. Both the presynaptic and postsynaptic sites contain extensive arrays of molecular machinery that links the two membranes together and carries out the signaling process. The presynaptic neuron will open the voltage-gated calcium channels as the action potentials arrive, and then the diffusion of Ca²⁺ ions will make the synaptic vesicle release neurotransmitters to the synaptic junction. Released neurotransmitters bind with their receptor sites of the Na⁺ gated ion channels at postsynaptic neurons, which lead them to open and allow Na⁺ ions to diffuse inside the cell. When the aggregated membrane potential reaches a certain threshold, the neuron generates a spiking. The activation either potentiates or inhibits the postsynaptic neuron. The action potentials propagation, the neurotransmitters release and diffusion, and the neurons spiking activity constitute the ways whereby neurons communicate and transmit information to one another and to nonneuronal tissues [31].

In the biological brain, neurons and synapses are the two basic computational elements connected to each other. To perform different functions including visual, auditory, olfactory, gustatory and tactile means, as well as modulating and regulating a multitude of other physiological processes, the neuron system operates computation by integrating the inputs coming from other neurons and generating spikes across the synapses. In neuron computation, the synapses change their connection strength as a result of neuronal activity, which is known as synaptic plasticity. It is widely accepted that synaptic plasticity is the key mechanism of learning and memorizing for the biological brain [32]. In Hebbian's theory, both pre- and postsynaptic cells are activated coincidently, which results in modifications of synaptic strength between the two cells, thereby creating associative links between them [33]. In other words, the synapse plasticity is triggered by release of neurotransmitters of the presynaptic neurons and by diffusion of calcium ions into postsynaptic neurons, through excitatory amino-acid receptors and possibly voltage-gated calcium channels (VGCCs).

How the brain can achieve learning and memory is a critical question in neuroscience. In 1949 [34], Hebbian postulated a concept of spike-timing-dependent plasticity (STDP), firstly, as a synaptic learning rule which has been demonstrated in various neural circuits over a wide spectrum including insects, animals, and humans, even plants [35–37]. It has attracted considerable interest in neuroscience from experiment to computation [38–41]. According to the asymmetric window of STDP, the synaptic plasticity depends on the order of pre- and postsynaptic spiking within a window of tens of milliseconds. Over the past decades, much progress has been made in understanding the mechanism of STDP. In general, the synapse will be excited (increases in synaptic strength or weight) if repeated presynaptic spikes arrive a few milliseconds before postsynaptic spikes, whereas the synapse will be inhibited (decreases in synaptic strength or weight) if repeated spikes arrive after postsynaptic spikes. In [35], Bi and Poo have plotted a figure of the synaptic weight change as a function of relative timing of pre- and postsynaptic spikes which is called the STDP function or learning window and varies in synapse types. The change of synaptic weight Δw_i depends on the relative timing between presynaptic spike and postsynaptic spikes. A smaller spike timing difference results in a larger increase in synaptic weight. The total weight change Δw_i induced by an impulse with pairs of pre- and postsynaptic spikes is considered as a function [42, 43]:

Synaptic Behavior in Metal Oxide-Based Memristors 7 http://dx.doi.org/10.5772/intechopen.78408

$$\Delta w_i = \sum_{f=1}^N \sum_{n=1}^N W(t_j^n - t_i^f) \tag{1}$$

where W(x) denotes the STDP function, *i*,*j* are the notes of the pre- and postsynapses, and $t_i^t(t_j^n)$ labels the firing times of the pre(post)synaptic neuron. An acceptable form of STDP function W(x) is given as

$$W(x) = \begin{cases} A_{+} \exp(-x/\tau_{+}), & x > 0 \\ -A_{-} \exp(x/\tau_{-}), & x < 0 \end{cases}$$
(2)

The parameters A_{+} and A_{-} depend on the current value of the synaptic weight w_{i} where τ_{+} and τ_{-} are the time constants in the order of 10 *ms for* biological synapses [36]. Several recent reports have shown the STDP dependencies on rate, higher-order spiking motifs, and dendritic location [39]. This timing-centric view of plasticity is not meant to imply that spike rate is irrelevant. However, this timing-centric view of plasticity is not the only form responsible for synaptic learning in the biological brain. The learning rules may vary with different factors, such as the type, location of a synapse, firing rate, and spiking orders. Several other fundamental learning rules including rate-dependent synaptic plasticity, frequency-dependent synaptic plasticity, and cooperativity have also been studied extensively and believed to be very critical for biological neuron computation.

3. Synaptic devices based on metal oxide memristors

To imitate the learning and memorization of the biological system, new materials as well as architectures exhibiting memristive behavior fit the need well. Memristor, an abbreviation of memory and resistor, is the fourth fundamental passive circuit elements, the others being the resistor, the capacitor, and the inductor, which were proposed theoretically by Professor Leon Chua [22]. It is a kind of a nonlinear, two-terminal element that cannot be replicated with any combination of other fundamental electrical elements. Memristors behaves like a resistor with resistance depending on the history of the current passing through. In fact, it maintains a relationship between the time integrals of current and voltage across a two-terminal element, and the resistance remains in the value as it had earlier when the current stopped. In other words, the memristor has a memory of the current that was last turned on. In 2008, HP Labs realized memristors physically in nanoscale titanium dioxide cross-point resistive switches [24]. In this operation, the device exhibits pinched current-voltage(I-V) hysteresis indicating a resistive memory effect, and the conductive area is adjusted by the concentration of oxygen vacancies, which determine the whole conductive states (resistive switching state), that is, high resistance state (HRS) and low resistance state (LRS). This work invoked a renewable research of new materials and devices that have memristive effects, such as NiO, WO₃ ZrO₂, ZnO, HfO₂, TaO₃ and TiO₂ [44–50] binary oxides, BiFeO₃, SrTiO₃, ZnSO₃, and LiNbO₃ [51–54] ternary oxides, and CuO/ZnO, HfO₂/TiO₂ and TaO₂/NiO₂ [55–57] heterostructures. Table 1 gives a summary of the recent work of oxide-based memristors including memristive properties.

Material (architecture)	Endurance (cycles)	Retention	On/off ratio	Reference
Pt/TiO ₂ /Pt	83	10 ⁴ s	2	[69]
Pt/TiO _x /Pt	8000	_	1.2	[50]
Pt/Ta ₂ O ₅ /Pt	1000	10 years	106	[49]
Ti/TaO _x /Pt	120	10 ⁴ s	65	[50]
ITO/WO ₃ /ITO	320	$2 \times 10^4 \mathrm{s}$	10	[45]
Al/WO ₃ /Pt	200	$3 \times 10^4 \mathrm{s}$	~50	[79]
Cu/WO ₃ /Pt	150	$3 \times 10^4 \mathrm{s}$	~10	[79]
Pt/WO ₃ /Pt	50	$3 \times 10^4 \mathrm{s}$	~100	[79]
Cu/WO _{3-x} /ITO	1000	$5 \times 10^4 \mathrm{s}$	105	[80]
Al/ZnO/Al	5	_	54.8	[47]
Al/ZnO _{1-x} /Al	5	_	4.8	[47]
Ag/ZnO/Pt	100	10 ⁷ s	107	[106]
Ti/ZnO/Pt	1000	_	100	[107]
Al/ZnO/Pt	300	10 ⁵ s	10 ⁴	[108]
Pt/ZrO ₂ /Pt	200	10^4 s	162	[44]
Cu/ZrO ₂ /Pt	50	10^4 s	30	[44]
Ti/ZrO ₂ /Pt	100	_	104	[109]
ITO/ZrO ₂ /ITO	150	10 ³ s	~7	[110]
TiN/ZrO ₂ /ZrO _{2-x} /TiN	50	10^4 s	40	[110]
Ta/HfO ₂ /Pt	1011	10 years	~100	[111]
TiN/HfO ₂ /Pt	1000	10 ⁴ s	~15	[112]
Ti/HfO ₂ /Pt	50	$3 \times 10^3 s$	100	[100]
Pt/HfO ₂ /HfO _{2-x} /TiN	100	_	1000	[103]
Pt/BiFeO ₃ /Pt	50	$2 \times 10^3 s$	~100	[51]
Pt/Ti/Nb:SrTiO ₃ /Pt	100	10 ⁵ s	~10 ³	[105]
Cu/HfO2/TiO2/Pt	1000	10 ³ s	10	[56]
Pt/NiO _x /TiO ₂ /FTO	100	10 ⁴ s	100	[104]
Pt/Ti/Ta2O5/HfO2/Pt	50	$2 \times 10^3 \mathrm{s}$	650	[102]

Table 1. Recent work on metal oxide-based memristors.

Nowadays, the memory is usually referred to as resistive random-access memory (RRAM) devices which can be traced as early as the 1960s [58]. In general, these devices are nanoscale in dimensions and offer excellent performance for data storage in terms of operation speed, nonvolatility, and read/write cycling [59]. Amounts of work have been performed to elucidate types of switching mechanisms that underlie resistive switching phenomena in a

broad spectrum of material systems [25–28, 60–62]. According to the switching mechanism, the memristors can be categorized into phase change, valence change, conductive bridge, electrochemical metallization, and ferroelectric devices. Due to the simple structure, biological plausibility, and excellent properties for memory, the scientific researchers explored the application of memristors from data storage to analogy neuromorphic computing for spatial-temporal pattern recognition, sequence learning, navigation, and direction selectivity. As for the human brain-like characteristics, memristor technology could one day lead computer systems to a new state that can remember and associate patterns in a way similar to how people do. Next, we will focus on several kinds metal oxide-based memristors with analog synaptic behavior which are intensively studied for neuromorphic computing.

3.1. TiO₂- and WO₃-based memristors

The first physical instantiation of the memristor was generally acknowledged that was made from TiO, by Strukov et al. [24], but as early as in 1968, it was found that the TiO, thin-film device shows memristive properties [63]. In literature [63], the work demonstrated that thin films exhibited resistive switching (RS) effects with pinched hysteretic current-voltage (I–V) curves during repeated tests. And also, there are several experimental researches on the RS effect of TiO₂-based devices before 2008, such as Pt/TiO₂/Ru [64] and sputter-deposited Pt/ TiO₂/Pt [65] devices. For memristors, the distinctive property is the pinched hysteretic loop indicating no energy dissipation. In [62], the prototype of memristor showed bipolar RS I-V curves with pinched points, which are a result of local stoichiometric change caused by the migration of oxygen vacancies. As oxygen vacancies act as donors in the TiO, layer in the depletion zone, the conductance of the device could be modulated by the depletion or accumulation of Vos. Specifically, when the device undergoes a set process from a high resistance state to a low resistance state by the external electric field, the Vos will accumulate resulting in an increase of the conductive layer width. When applying electric pulse with reverse polarity, the Vos will be driven back thereby the conductive layer will become thin. Later it was demonstrated in some studies that the accumulation of Vos in TiO, may cause the formation of a new Magneli phase (Ti_4O_7) that is metallic and directly studied by TEM [66, 67]. In 2009 [68], a flexible Al/TiO₂/Al memristor fabricated by solution processing was reported. In this work, it showed that oxygen vacancies were introduced by the aluminum electrodes, and if a noble metal (Au) electrode was used, the form and reversibility of switching will change. The mechanism of the memristive effect strongly depends on the synthesis method, the choice of metal electrodes, and their interfacial properties. Many suggested that an understanding has been put forward through a series of experimental analyses from the view of film composition, microcrystalline structure, and switching zones. It also should be noted that the RS effect of the devices will be affected by device architecture, electrode materials, and layer stacks.

As a prototype of the memristor, TiO_2 -based devices show their potential in neuromorphic computing. Seo et al. [69] used titanium oxide as the active material to perform synaptic behavior in the context of analog memory, synaptic plasticity and STDP function. A bilayer of TiO_x and TiO_y structure was fabricated by atomic layer deposition and the sol-gel method, respectively. In the device, the titanium oxide bilayer works as a progressive resistance-changing medium with Al and W as the top and bottom electrodes. The multilevel conductance states were achieved by

the movement of oxygen between the TiO₂ and the TiO₂ layer. In the report, the thickness of the less conductive layer TiO_v was controlled by the applied bias which finally resulted in multilevel conductance and analog memory characteristics. As a positive bias was applied to the top electrode, the oxygen ions were driven from TiO_v to TiO_v and the effective thickness of the TiO_v layer is reduced, which resulted in an increased conductance. Conversely, by applying negative bias to the device, the oxygen ions are moved from TiO_{v} to TiO_{v} , which caused a reduction of conductance. Due to the easy controlling of conductance, the analog characteristics of this device have been intensively studied. By applying sets of identical positive (negative) pulses, conductance can be progressively increased (decreased) as well as the potentiation (depression) in biological synapse. Figure 2 illustrated the continuous potentiating and depressing characteristics of the device which were extremely useful for precisely modulating the device's synaptic weight. Also, the prior conductance state dependence of the subsequent conductance change is shown in Figure 2b. The results confirmed that the device showed the behavior as in the biological synaptic STDP model [70]: prior synaptic weight states affect the subsequent weight change. Furthermore, the time dependence of the device conductance change was studied which resembled that of the biological synapse. This indicated the titanium oxide bilayer's resistive switching device had great potential for mimicking biological synapses.

In 2012 [71], Yu fabricated $TiO_x/HfO_x/TiO_x/HfO_x$ multi-layer RRAM stacks and showed that the resistance states of the stacks could be gradually modulated by using identical pulses. The gradual resistance modulation behavior is useful for learning with high fault tolerance. Berdan in 2016 [72] demonstrated that TiO_2 memristors can exhibit non-associative plasticity. The transition between long-term plasticity (LTP) and short-term plasticity (STP) of this device was presented. The rate-limiting volatility in TiO_2 RRAM devices was very essential to capture short-term synaptic dynamics. In addition to Seo's works on the bilayer TiO_x/TiO_y device [69], Bousoulas studied the role of interfaces in TiO_x/TiO_y RRAM structures for high multilevel switching and synaptic properties [73]. A CMOS-memristor architecture composed of the 8*8 array of the neuron was demonstrated by Mostafa [74]. The proposed system comprises CMOS neurons interconnected through TiO_{2-x} memristors and spike-based learning circuits which modulate the conductance of



Figure 2. (a) The potentiation and depression for the device and (b) conductance dependence on history. Reprinted with permission from [69].

the memristive synapse elements according to a spike-based perceptron plasticity rule. In 2016, Park developed a Mo-/TiOx-based interface RRAM with 64-level conductance states and proposed a hybrid pulse mode for the synaptic application [75]. Under the stimuli of the hybrid pulse mode, the TiO_{2-x} -based devices show good performance and enhanced pattern recognition accuracy, which was confirmed through synaptic simulation.

Although many investigations have been carried out on the resistive switching mechanism of the TiO_2 -based memristor, the demonstration of TiO_2 -based memristor for the artificial synapse is still limited when compared to PCMO, HfO_x , and TaO_x materials. In most situations, TiO_x is used in bilayer or multi-layer stacks' synaptic device to optimize the performance. Another great candidate for memristors as artificial synapses is tungsten oxides (WO_x) because of their high endurance, CMOS compatibility, and memorization and learning functions.

Similar to TiO₂, WO₃ is also extensively studied as a memristor due to its CMOS compatibility into standard manufacturing processes [76]. Additionally, WO₃ is a kind of transition metal oxide and can be served as n-type semiconductors depending on its stoichiometry and morphology. Due to its attractive properties, it has been studied for both digital and analog memory. Liu et al. [77] have fabricated Cu/WO₃/Pt structure devices and demonstrated multilevel storage properties by the application of suitable compliance current values. In that study, the device exhibited pronounced RS effects with an endurance of over 100 cycles and a retention of over 10⁴ s. During the set process, the conductive filament is modulated by the compliance current between the Cu and WO₃ interface. In addition to the work of Celano [78], the applied positive bias will aid the creation of oxygen vacancies resulting in conductive filaments. The applied negative bias will drive back the oxygen ions to recombine with the vacancies, making the device turn OFF. Meanwhile, the role of electrodes on RS effect has also been studied, such as Ag/WO₂/ITO, W/WO₂/Pd, and Pt/WO₂/ITO [79, 80]. In these studies, no matter the material of the electrodes, the RS effects originate from the formation or annihilation of oxygen vacancies. Under positive bias, the non-inert electrode is oxidized and the ions diffuse toward another electrode to expand a conductive filament and *vice versa*. That is to say, a continuous concentration gradient of oxygen vacancies will be introduced during the oxidation process for the inert electrodes, which can result in low or high resistance states of the devices. In addition, the temperature and humidity impact on the performance of WO_v memristors were studied [81, 82]. The conductance will decrease as the temperature increases due to higher oxygen vacancies' diffusion. In addition to the temperature, the memristive effects of tungsten oxide are also highly humidity dependent. The adsorbed moisture on the surface of WO, has resulted in decreasing conductances as the H cation induces an increase in barrier heights.

Synaptic behaviors and modeling of WO_x memristors were reported by Chang [83]. The Pd/WO_x/W memristor shows reliable synaptic operations with robust endurance behavior. The devices can endure at least 10⁵ potentiation/depression pulses without degradation which is a necessary characteristic for practical applications in neuromorphic systems. Furthermore, the conductance change is governed by the history of the applied voltage signals, leading to synaptic behaviors including long-term potentiation and depression. The memristor behavior was explained by a novel model that takes both drift and diffusion effects into consideration. **Figure 3** presents the retention loss curve and memory loss in a human memory curve of the Pd/WO_x/W memristor [84]. It was found that the memristor device retention can be

improved with the application of repeated stimulations and bears remarkable similarities to the STM-to-LTM transition in biological systems. Among other transition metal oxides, WO_x is a great candidate material for synaptic device application. For further exploring its applications in neuromorphic computing, the enhancement of synaptic operation time (endurance) is of importance.

3.2. Other metal oxide memristor-based synaptic devices

Besides titanium oxide- and tungsten oxide-based memristors discussed above, a variety of other materials has been studied to implement the neural network as a synaptic device. Similar to TiO_x , NiO_x is one of the earliest materials found to exhibit restive switching behavior. Although NiO_x -based RRAM devices have been reported with high endurance (10⁶) and retention, its application for neuromorphic computing is restricted due to poor uniformity. Akoh fabricated synaptic devices with bipolar NiO_x memristors [85]. This device also has the ability to update the synaptic conductance according to the difference of pre- and postneuron spike timing. Hu *et al.* studied the paired-pulse-induced response of an NiOx-based memristor, which is similar to the paired-pulse facilitation(PPF) of biological synapse [86]. In addition to PPF, the synaptic LTP of NiOx-based memristors was also studied by Hu et al. [87]. The LTP effect of the memristor has a dependence on pulse height, width, interval, and number of pulses. An artificial neural network is constructed to realize the associative learning and LTP behavior in the extinction of association in Pavlov's dog experiment.

AlO_x is of interest in memristor materials due to its large band gap (~9 eV) and low RESET current (~ μ A). For neuromorphic application, AlO_x can also be used alone or stacked with other RRAM materials to improve the uniformity of the synaptic device characteristics. A GdO_x and Cu-doped MoO_x stack with platinum top and bottom electrodes was reported by Choi [88]. The weighted sum operation was carried out on an electrically modifiable synapse array circuit based on the proposed stacks [89]. The biological synaptic behavior was demonstrated by Chang through integrating SiO_x-based RRAM with Si diodes. The proposed one-diode-one-resistor (1D-1R) architecture not only avoids sneak-path issues and lowers standby power consumption but also helps to realize STDP behaviors [90]. VO_x is a well-known Mott material,



Figure 3. (a) Retention loss curve of Pd/WOx/W-based memristor and (b) forgetting memory of the human memory curve. Reprinted with permission from [44].

which experiences sharp and first-order metal-to-insulator transition (MIT) at the around 68°C [91]. The application of VO_x as RRAM materials had been explored by Drisoll et al. [92] through the sol-gel technique. Nevertheless, most researches on VO_x so far focus on its use for select devices, which can be integrated with the RRAM device to mitigate sneak-path current. The Pt/VO₂/Pt selector has been integrated with NiO unipolar RRAM by Lee et al. [93] in 2007 and ZrO_x/HfO_x bipolar RRAM by Son et al. [94] in 2011. In 2016, 1S-1R configuration of W/VO₂/Pt selection device and Ti/HfO₂/Pt RRAM was demonstrated by zhang et al. [95]. However, thermal instability is a major challenge with VO₂ for practical applications [13].

3.3. Mechanisms

The modulation of the device resistance with memory effects is essential to mimic biological synapse. And the understanding of switching mechanism is also important to incorporate memristors as a bionic synapse into the neuromorphic computing system. Many suggestions have been put forward to elucidate the causes of resistive memory effects of those oxide-based memristors. The most popular views on RS mechanism are taken as ionic diffusion and thermal effect.

For the mechanism of ionic drift and diffusion, under the stimulation of applied bias, the ions will migrate, and the conductance of memristors will be enhanced or depressed [96–98]. Actually, there are two types of ionic drift: cation and or anion drift, which depends on the materials used for active layers and electrodes. For example, for Strukov's [24] TiO₂ memristor, both electrodes have inert Pt; the movement of oxygen vacancies causes the whole active TiO₂ layer to separate into two parts, with one part rich in oxygen vacancies leads to oxygen ion (anions) diffusion. Oxygen ions move to the anode and more oxygen vacancies are created. The increase of oxygen vacancies then makes the device more conductive to a low resistance state. Meanwhile, there is some evidence that the noninert electrode can hinder the combination of oxygen ions and serve as an oxygen vacancy reservoir. In the set process, the metal is oxidized and the metal ions diffuse into the insulating layer to develop a conducting filament. Under negative bias, the filaments are ruptured by the increase of the electric field.

The second mechanism is about the heating effect [99, 100]. In the set or reset process, the active layer material is changed by the application of an electric field and flowing current heat. As the current is applied, the heat is released and the ions drift, forming an electron path to develop the conductive filament. At the same time, due to the collision of electrons, a new boundary may be created that inhibits the formation of the filament with excess heat [100]. Joule heating effects have been credited both in unipolar and in bipolar switching memories. In unipolar switching, under the high current passing through the memory devices, the heating fuses the conductive filaments in the reset process which is similar to that in bipolar switching. In bipolar switching, Joule heating dissolves the filament when sufficiently high current flows through the device. If this rupture happens in the SET process, it becomes a valid operation since the resistance did not stay in LRS and result in threshold switching [101]. However, large current should be avoided in the device which will introduce bad effects to performance or lead to a permanent failure because large current flowing through the filament will generate severe Joule heating, and a steep increase of the temperature in the filament will finally melt the filament.

Generally, the physical origin of the switching effect in memristors depends on architectures, materials, and interfaces. The comprehensive study of the mechanism is very helpful to the manipulation of memory and to extend the application of memristors. In terms of conductance modulation in memristors, many metal oxide-based memristors can perform not only on digital memory but also on analog memory which is similar to biological functions.

4. Conclusion

In this review, we have outlined an overview of memristor-based synaptic devices, especially for the metal oxide memristors. The neuromorphic approach with oxide-based RRAM devices is promising. Focusing on $\text{TiO}_{x'}$, WO_{x} based memristor, the electrical switching characteristics are reviewed. Exploiting the physical mechanisms, the synaptic behaviors of those devices are also discussed. Owing to the magnificent increased computational efficiency, and also increasing compatibility in computer technology and CMOS technology, metal oxide-based synaptic devices are gaining prominent interest. The progress of neuromorphic engineering on devices confirms that the memristive synapses can meet the demand of low energy consumption, high connectivity, and density in neuromorphic devices for efficiently encoding, storing, and processing information. However, challenges still remain for overall oxide-based RRAM materials. Although the inherent fault tolerance of neural network models is able to mitigate the impact of device variation to some extent, the improvement of spatial variation and temporal variation turns out to be one of the greatest challenges on a long-term basis. In addition, the improvement of reliability characteristics of the memristor synaptic devices is another key challenge which is not well studied.

Acknowledgements

This work was supported by National Natural Science Foundation of China (Grant Nos. 61,273,310 and 11,304,399), Natural Science Foundation of Guangdong Province (Grant Nos. 2015A030313121 and 2016A030310234), Scientific Research Fund of Hunan Provincial Education Department (Grant No. 15B203), and the Fundamental Research Funds of Central Universities (Grant No. 17lgpy02).

Author details

Ping Hu^{1,2*}, Shuxiang Wu¹ and Shuwei Li^{1*}

*Address all correspondence to: huping8@mail.sysu.edu.cn and stslsw@mail.sysu.edu.cn

1 State Key Laboratory of Optoelectronic Materials and Technologies, School of Materials Science and Engineering, Sun Yat-Sen University, Guangzhou, People's Republic of China

2 School of Mathematics and Physics, University of South China, Hengyang, People's Republic of China

References

- [1] Mead C. Neuromorphic electronic systems. Proceedings of the IEEE. 1990;78:1629-1636
- [2] Indiveri G, Liu SC. Memory and information processing in neuromorphic systems. Proceedings of the IEEE. 2015;**103**:1379-1397
- [3] Kuzum D, Yu S, Wong H-SP. Synaptic electronics: Materials, devices and applications. Nanotechnology. 2013;**24**:382001. DOI: 10.1088/0957-4484/24/38/382001
- [4] Matveyev Y, Egorov K, Markeev A, Zenkevich A. Resistive switching and synaptic properties of fully atomic layer deposition grown TiN/HfO₂/TiN devices. Journal of Applied Physics. 2015;117:044901. DOI: 10.1063/1.4905792
- [5] Ferrucci D, Brown E, Chu-Carroll J, Fan J, Gondek D, Kalyanpur AA, Lally A, Murdock JW, Nyberg E, Prager J. Building Watson: An overview of the DeepQA project. AI Magazine. 2010;31:59-79
- [6] Guizzo E. IBM's Watson jeopardy computer shuts down humans in final game. Available from: https://spectrum.ieee.org/automaton/robotics/artificial-intelligence/ibm-watsonjeopardy-computer-shuts-down-humans
- [7] Human Watson—IBM. Available from:www-03.ibm.com/systems/hk/resources/systems_zh_hk_IBM_Watson_Human Vs Machine.pdf/
- [8] Poon C-S, Zhou K. Neuromorphic silicon neurons and largescale neural networks: Challenges and opportunities. Frontiers in Neuroscience. 2011;5:108-108
- [9] Modha DS, Ananthanarayanan R, Esser SK, Ndirango A, Sherbondy AJ, Singh R. Cognitive computing. Communications of the ACM. 2011;54:62-71
- [10] Indiveri G, Linares-Barranco B, Hamilton TJ, van Schaik A, Etienne-Cummings R, Delbruck T, Liu SC, Dudek P, Hafliger P, Renaud S, Wang Y, Boahen K. Neuromorphic silicon neuron circuits. Frontiers in Neuroscience. 2011;5:73-73
- [11] Pershin YV, Di VM. Neuromorphic, digital, and quantum computation with memory circuit elements. Proceedings of the IEEE. 2011;100:2071-2080
- [12] Hopfield JJ. Neural networks and physical systems with emergent collective computational abilities. Proceedings of the National Academy of Sciences. 1982;79:2554-2558
- [13] Rumelhart DE, McClelland JL. Parallel Distributed Processing: Explorations in the Microstructure of Cognition. Volume 1. Foundations. Cambridge, MA: MIT Press; 1986
- [14] Kohonen T. Self-Organization and Associative Memory. Springer Series in Information Sciences. 2nd ed. Berlin: Springer; 1988
- [15] Hertz J, Krogh A, Palmer RG. Introduction to the Theory of Neural Computation. MA: Addison-Wesley; 1991
- [16] Bishop CM. Pattern Recognition and Machine Learning. New York: Springer; 2006
- [17] Indiveri G, Horiuchi TK. Frontiers in neuromorphic engineering. Frontiers in Neuroscience. 2011;5:118

- [18] Rachmuth G, Shouval HZ, Bear MF, Poon C-S. A biophysically-based neuromorphic model of spike rate- and timing-dependent plasticity. Proceedings of the National Academy of Sciences. 2011;108:E1266-E1274
- [19] Guardiola X, Diaz-Guilera A, Llas M, Perez CJ. Synchronization, diversity, and topology of networks of integrate and fire oscillators. Physical Review E. 2000;62:5565-5570
- [20] Moreno Y, Pacheco AF. Synchronization of Kuramoto oscillators in scale-free networks. Europhysics Letters. 2004;68:603-609
- [21] Shouval HZ, Bear MF, Cooper LN. A unified model of NMDA receptor-dependent bidirectional synaptic plasticity. Proceedings of the National Academy of Sciences; 202(99):10831-10836
- [22] Chua LO. Memristor: The missing circuit element. IEEE Transacions on Circuit Theory. 1971;18:507-519
- [23] Chua LO, Kang SM. Memristive devices and systems. Proceedings of the IEEE. 1976; 64:209-223
- [24] Strukov DB, Snider GS, Stewart DR, Williams RS. The missing memristor found. Nature. 2008;453:80-83
- [25] Waser R, Aono M. Nanoionics-based resistive switching memories. Nature Materials. 2007;6:833-840
- [26] Waser R, Dittmann R, Staikov G, Szot K. Redox-based resistive switching memories: Nanoionic mechanisms, prospects, and challenges. Advanced Materials. 2009; 21:2632-2663
- [27] Yang JJ, Strukov DB, Stewart DR. Memristive devices for computing. Nature Nanotechnology. 2013;8:13-24
- [28] Sawa A. Resistive switching in transition metal oxides. Materials Today. 2008;11:28-36
- [29] Drachman DA. Do we have brain to spare? Neurology. 2005;64:2004-2005
- [30] Foster M, Sherrington CS. Textbook of Physiology, Vol. 3. 7th ed. London: Macmillan; 1897. 929 p
- [31] Cynthia J. Forehand, The action potential, synaptic transmission, and maintenance of nerve function. Cellular Physiology, Chapter 3, Philadelphia, USA: Wolters Kluwer business; 2009; pp. 38-64
- [32] Kandel ER, Schwartz J, Jessell T. Principles of Neural Science. 4th ed. New York; 2000
- [33] Raphael L, LeDoux J. Structual plasticity and memory. Neuroscience. 2004;5:45-54. DOI: 10.1038/nrn1301
- [34] Hebb DO. The Organization of Behavior: A Neuropsychological Theory. New York: Wiley; 1949

- [35] Bi G, Poo MM. Synaptic modifications in cultured hippocampal neurons: Dependence on spike timing, synaptic strength, and postsynaptic cell type. The Journal of Neuroscience. 1998;18:10464-10472
- [36] Zhang LI, Tao HW, Holt CE, Harris WA, Poo M. A critical window for cooperation and competition among developing retinotectal synapses. Nature. 1998;395:37-44
- [37] Markram H, Lübke J, Frotscher M, Sakmann B. Regulation of synaptic efficacy by coincidence of postsynaptic APs and EPSPs. Science. 1997;275:213-215
- [38] Song S, Abbott LF. Cortical development and remapping through spike timing-dependent plasticity. Neuron. 2001;32:339-350
- [39] Song S, Miller KD, Abbott LF. Competitive, Hebbian learning through spike-timingdependent synaptic plasticity. Nature Neuroscience. 2000;3:919-926
- [40] Van Rossum MCW, Bi G, Turrigiano G. Stable Hebbian learning from spike timingdependent plasticity. The Journal of Neuroscience. 2000;20:8812-8821
- [41] Brader JM, Senn W, Fusi S. Learning real-world stimuli in a neural network with spikedriven synaptic dynamics. Neural Computation. 2007;19:2881-2912
- [42] Gerstner W, Kempter R, van Hemmen JL. Wagner, H. A neuronal learning rule for submillisecond temporal coding. Nature. 1996;383:76-78
- [43] Kempter R, Gerstner W, van Hemmen JL. Hebbian learning and spiking neurons. Physical Review E. 1999;59:4498-4514
- [44] Sarkar P, Bhattacharjee S, Barman A, Kanjilal A, Roy A. Nanotechnology. 2016;27: 435701
- [45] Qian K, Cai G, Nguyen VC, Chen T, Lee PS. Direct observation of conducting filaments in tungsten oxide based transparent resistive switching memory. ACS Applied Materials & Interfaces. 2016;8:27885
- [46] Zhai H, Kong J, Yang J, Xu J, Xu Q, Sun H, Li A, Wu D. Resistive Switching Properties and Failure Behaviors of (Pt, Cu)/Amorphous ZrO₂/Pt Sandwich Structures. Journal of Materials Science and Technology. 2016;**32**:676
- [47] Gul F, Efeoglu H. Bipolar resistive switching and conduction mechanism of an Al/ZnO/ Al-based memristor. Superlattices and Microstructures. 2017;101:172
- [48] Jiang R, Han Z, Du X. Reliability/Uniformity improvement induced by an ultrathin TiO₂ insertion in Ti/HfO₂/Pt resistive switching memories. Microelectronics and Reliability. 2016;63:37
- [49] Ho P, Hatem F, Almurib HAF, Kumar T. Comparison between Pt/TiO₂/Pt and Pt/ TaO_x/TaO_y/Pt based bipolar resistive switching devices. Journal of Semiconductors. 2016;37:064001
- [50] Khiat A, Cortese S, Serb A, Prodromakis T. Resistive switching of Pt/TiO_x /Pt devices fabricated on flexible Parylene-C substrates. Nanotechnology. 2017;28:025303

- [51] Shi T, Yang R, Guo X. Coexistence of analog and digital resistive switching in BiFeO₃ -based memristive devices. Solid State Ionics. 2016;296:114
- [52] Nili H, Ahmed T, Walia S, Ramanathan R, Kandjani AE, Rubanov S, Bhaskaran M. Microstructure and dynamics of vacancy-induced nanofilamentary switching network in donor doped SrTiO_{3-v} memristors. Nanotechnology. 2016;27:505210
- [53] Siddiqui GU, Rehman MM, Choi KH. Enhanced resistive switching in all-printed, hybrid and flexible memory device based on perovskite ZnSnO₃ via PVOH. sPolymer. 2016;100:102
- [54] Wang S, Wang W, Yakopcic C, Shin E, Subramanyam G, Taha TM. Experimental study of LiNbO₃ memristors for use in neuromorphic computing. Microelectronic Engineering. 2017;168:37
- [55] Huang Y, Shen Z, Wu Y, Xie M, Hu Y, Zhang S, Shi X, Zeng H. CuO/ZnO memristors via oxygen or metal migration controlled by electrodes. AIP Advances. 2016;6:025018
- [56] Zhou LW, Shao XL, Li XY, Jiang H, Chen R, Yoon KJ, Hwang CS. Interface engineering for improving reliability of resistance switching in Cu/HfO₂/TiO₂/Pt structure. Applied Physics Letters. 2015;106:072901
- [57] Zhu YB, Zheng K, Wu X, Ang LK. Enhanced stability of filament-type resistive switching by interface engineering. Scientific Reports. 2017;7:43664
- [58] Simmons JG, Verderbe RR. New conduction and reversible memory phenomena in thin insulating films. Proceedings of the Royal Society of London. Series A, Mathematical and Physical Sciences. 1967;301:77-102
- [59] Lee M-J, Lee CB, Lee D, Lee SR, Chang M, Kim K. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta₂O_{5-x}/TaO_{2-x} bilayer structures. Nature Materials. 2011;10:625-630
- [60] Jo SH, Kim KH, Lu W. High-density crossbar arrays based on a Si memristive system. Nano Letters. 2009;9:870-874
- [61] Jo SH, Kim KH, Lu W. Programmable resistance switching in nanoscale two-terminal devices, Nano Letters, 2009;9:496-500
- [62] Yang JJ, Pickett MD, Li XM, Ohlberg DAA, Stewart DR, Williams RS. Memristive switching mechanism for metal/oxide/metal nanodevices. Nature Nanotechnology. 2008;3:429-433
- [63] Argall F. Switching phenomena in titanium oxide thin films. Solid State Electronics. 1968;11:535-541
- [64] Choi BJ. Resistive switching mechanism of TiO₂ thin films grown by atomic-layer deposition. Journal of Applied Physics. 2005;98:033715

- [65] Jeong DS, Schroeder H, Waser R. Coexistence of bipolar and unipolar resistive switching behaviors in a Pt/ TiO₂/Pt stack. Electrochemical and Solid-State Letters. 2007; 10:51-53
- [66] Kwon DH, Kim KM, Jang JH, Jeon JM, Hwang CS. Atomic structure of conducting nanofilaments in TiO₂ resistive switching memory. Nature Nanotechnology. 2010;5:148-153
- [67] Strachan JP, Pickett MD, Yang JJ, Aloni S, Kilcoyne ALD, Medeiros-Ribeiro G, Williams RS. Direct identification of the conducting channels in a functioning memristive device. Advanced Materials. 2010;22:3573-3577
- [68] Gergel-Hackett N, Hamadani B, Dunlap B, Suehle J, Richer C, Hacker C, Gundlach D. A flexible solution-processed memrister. IEEE Electron Device Letters. 2009;**30**:706-708
- [69] Seo K, Kim I, Jung S, Jo M, Park S, Hwang H. Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device. Nanotechnology. 2011;22:254023-254025
- [70] Gütig R, Aharonov R, Rotter S, Sompolinsky H. The Journal of Neuroscience. 2003;23:3697
- [71] Yu SM, Gao B, Fang Z, Yu HY, Kang JF, Wong HSP. A neuromorphic visual system using RRAM synaptic devices with sub-pJ energy and tolerance to variability: Experimental characterization and large-scale modeling. In: 2012 IEEE International Electron Devices Meeting (IEDM); 2012
- [72] Berdan R, Vasilaki E, Khiat A, Indiveri G, Serb A, Prodromakis T. Emulating short-term synaptic dynamics with memristive devices. Scientific Reports. 2016;6:18639. DOI: 10.1038/srep18639
- [73] Bousoulas P, Asenov P, Karageorgiou I, Sakellaropoulos D, Stathopoulos S, Tsoukalas D. Engineering amorphous-crystalline interfaces in TiO_{2-x}/TiO_{2-y}-based bilayer structures for enhanced resistive switching and synaptic properties. Journal of Applied Physics. 2016;**120**:154501. DOI: 10.1063/1.4964872
- [74] Mostafa H, Khiat A, Serb A, Mayr CG, Indiveri G, Prodromakis T. Implementation of a spike-based perceptron learning rule using TiO_{2-x} memristors. Frontiers in Neuroscience. 2015;9:357. DOI: 10.3389/fnins.2015.00357
- [75] Park J, Kwak M, Moon K, Woo J, Lee D, Hwang H. TiO_x-based RRAM synapse with 64-levels of conductance and symmetric conductance change by adopting a hybrid pulse scheme for neuromorphic computing. IEEE Electron Device Letters. 2016;**37**:1559-1562. DOI: 10.1109/Led.2016.2622716
- [76] Chien WC, Chen YC, Lai EK, Lee FM, Lin YY, Chuang ATH, Chang KP, Yao YD, Chou TH, Lin HM, Lee MH, Shih YH, Hsieh KY, Lu C-Y. A study of the switching mechanism and electrode material of fully CMOS compatible tungsten oxide ReRAM. Applied Physics A: Materials Science & Processing. 2011;102:901-907

- [77] Li Y, Long S, Liu Q, Wang Q, Zhang M, Lv H, Shao L, Wang Y, Zhang S, Zuo Q, Liu S, Liu M. Nonvolatile multilevel memory effect in Cu/WO₃/Pt device structures. Physica Status Solidi RRL: Rapid Research Letters. 2010;4:124-126. DOI: 10.1002/pssr.201004086
- [78] Celano U, Yin Chen Y, Wouters DJ, Groeseneken G, Jurczak M, Vandervorst W. Filament observation in metal-oxide resistive switching devices. Applied Physics Letters. 2013;102: 121602
- [79] Kim J, Inamdar AI, Jo Y, Woo H, Cho S, Pawar SM, Kim H, Im H. Effect of Electronegativity on Bipolar Resistive Switching in a WO₃ Based Asymmetric Capacitor Structure. ACS Applied Materials & Interfaces. 2016;8:9499
- [80] Ji Y, Yang Y, Lee S-K, Ruan G, Kim T-W, Fei H, Lee S-H, Kim D-Y, Yoon J, Tour JM. Flexible Nanoporous WO_{3-x} Nonvolatile Memory Device. ACS Nano. 2016;10:7598
- [81] Fan-Yi M, Shu-Kai D, Li-Dan W, Xiao-Fang H, Zhe-Kang D. An improved WOx memristor model with synapse characteristic analysis. Acta Physica Sinica. 2015;64(14):148501
- [82] Yong Z, Yanling Y, Yuehua P, Weichang Z, Huajun Y, Zhu'ai Q, Binquan L, Yong Z, Dongsheng T. Enhanced memristive performance of individual hexagonal tungsten trioxide nanowires by water adsorption based on Grotthuss mechanism. Materials Research Express. 2014;1:025025
- [83] Chang T, Jo SH, Kim KH, Sheridan P, Gaba S, Lu W. Synaptic behaviors and modeling of a metal oxide memristive device. Applied Physics A: Materials Science and Engineering. 2011;102:857-863. DOI: 10.1007/s00339-011-6296-1
- [84] Chang T, Jo SH, Lu W. Short-term memory to longterm memory transition in a nanoscale memristor. ACS Nano. 2011;5:7669-7676. DOI: 10.1021/nn202983n
- [85] Akoh N, Asai T, Yanagida T, Kawai T, Amemiya Y. A ReRAM-based analog synaptic device having spiketiming-dependent plasticity. IEICE Technical Report. 2010;110:23-28
- [86] Hu SG, Liu Y, Chen TP, Liu Z, Yu Q, Deng LJ, Yin Y, Hosaka S. Emulating the pairedpulse facilitation of a biological synapse with a NiOx-based memristor. Applied Physics Letters. 2013;102:183510. DOI: 10.1063/1.4804374
- [87] Hu SG, Liu Y, Liu Z, Chen TP, Yu Q, Deng LJ, Yin Y, Hosaka S. Synaptic long-term potentiation realized in Pavlov's dog model based on a NiO_x-based memristor. Journal of Applied Physics. 2014;**116**:214502. DOI: 10.1063/1.4902515
- [88] Choi H, Jung H, Lee J, Yoon J, Park J, Seong DJ, Lee W, Hasan M, Jung GY, Hwang H. An electrically modifiable synapse array of resistive switching memory. Nanotechnology. 2009;20:345201. DOI: 10.1088/0957-4484
- [89] Guo LQ, Wan Q, Wan CJ, Zhu LQ, Shi Y. Short-term memory to long-term memory transition mimicked in IZO homojunction synaptic transistors. IEEE Electron Device Letters. 2013;34:1581-1583. DOI: 10.1109/Led.2013.2286074

- [90] Chang YF, Fowler B, Chen YC, Zhou F, Pan CH, Chang TC, Lee JC. Demonstration of synaptic behaviors and resistive switching characterizations by proton exchange reactions in silicon oxide. Scientific Reports. 2016;6:21268. DOI: 10.1038/srep21268
- [91] Driscoll T, Palit S, Qazilbash MM, Brehm M, Keilmann F, Chae B-G, Yun S-J, Kim H-T, Cho SY, Jokerst NM, Smith DR, Basov DN. Dynamic tuning of an infrared hybrid-metamaterial resonance using vanadium dioxide. Applied Physics Letters. 2008;93:024101. DOI: 10.1063/1.2956675
- [92] Driscoll T, Kim H-T, Chae B-G, Kim B-J, Lee Y-W, Jokerst NM, Palit S, Smith DR, Di Ventra M, Basov DN. Memory metamaterials. Science. 2009;325:1518-1521. DOI: 10.1126/science.1176580
- [93] Lee MJ, Park Y, Suh DS, Lee EH, Seo S, Kim DC, Jung R, Kang BS, Ahn SE, Lee CB, Seo DH, Cha YK, Yoo IK, Kim JS, Park BH. Two series oxide resistors applicable to high speed and high density nonvolatile memory. Advanced Materials. 2007;19:3919-3923. DOI: 10.1002/adma.200700251
- [94] Son M, Lee J, Park J, Shin J, Choi G, Jung S, Lee W, Kim S, Park S, Hwang H. Excellent selector characteristics of nanoscale VO₂ for high-density bipolar ReRAM applications. IEEE Electron Device Letters. 2011;**32**:1579-1581. DOI: 10.1109/LED.2011.2163697
- [95] Zhang K, Wang B, Wang F, Han Y, Jian X, Zhang H, Wong HSP. VO₂-based selection device for passive resistive random access memory application. IEEE Electron Device Letters. 2016;37:978-981. DOI: 10.1109/LED.2016.2582259
- [96] Wong HSP, Lee HY, Yu SM, Chen YS, Wu Y, Chen PS, Lee B, Chen FT, Tsai MJ. Metal-oxide RRAM. Proceedings of the IEEE. 2012;100:1951-1970. DOI: 10.1109/Jproc. 2012.2190369
- [97] Jeong HY, Lee JY, Choi S-Y, Kim JW. Microscopic origin of bipolar resistive switching of nanocale titanium oxide thin films. Applied Physics Letters. 2009;**95**:162108
- [98] Kwon D, Jeon J-M, Jang J, Kim K, Hwang C, Kim M. Direct observation of conducting paths in TiO₂ thin film by transmission electron microscopy. Microscopy and Microanalysis. 2009;7:996-997
- [99] Russo U, Ielmini D, Cagli C, Lacaita AL. Self-Accelerated Thermal Dissolution Model for Reset Programming in Unipolar Resistive-Switching Memory (RRAM) Devices. IEEE Transactions on Electron Devices. 2009;56:193
- [100] Liu WJ, Tran XA, Yu HY, Sun XW. A Self-Rectifying Unipolar HfOx Based RRAM Using Doped Germanium Bottom Electrode Electronic and Photonic Devices, and Systems. ECS Solid State Letters. 2013;2:Q35
- [101] Szot K, Speier W, Bihlmayer G, Waser R. Switching the electrical resistance of individual dislocations in singlecrystalline SrTiO₃. Nature Materials. 2006;5:312-320

- [102] Park MR, Abbas Y, Abbas H, Hu Q, Lee TS, Choi YJ, Yoon T-S, Lee H-H, Kang CJ. Resistive switching characteristics in hafnium oxide, tantalum oxide and bilayer devices. Microelectronic Engineering. 2016;159:190
- [103] Niu G, Schubert M, Sharath S, Zaumseil P, Vogel S, Wenger C, Hildebrandt E, Bhupathi S, Perez E, Alff L. Electron holography on HfO₂/HfO_{2-x} bilayer structures with multi-level resistive switching properties. Nanotechnology. 2017;28:215702
- [104] Zhou G, Xiao L, Zhang S, Wu B, Liu X, Zhou A. Mechanism for an enhanced resistive switching effect of bilayer NiO_x/TiO₂ for resistive random access memory. Journal of Alloys and Compounds. 2017;**722**:753-759
- [105] Nili H, Walia S, Balendhran S, Strukov DB, Bhaskaran M, Sriram S. Nanoscale resistive switching in amorphous perovskite oxide (a-SrTiO₃) memristors. Advanced Functional Materials. 2014;24:6741
- [106] Huang Y, Shen Z, Wu Y, Wang X, Zhang S, Shi X, Zeng H. Amorphous ZnO based resistive random access memory. RSC Advances. 2016;6:17867
- [107] Jain PK, Salim M, Periasamy C. Switching characteristics in TiO₂/ZnO double layer resistive switching memory device. Materials Research Express. 2017;4:065901
- [108] Li H, Chen Y, Wu X, Xi J, Huang Y, Ji Z. Studies on structural and resistive switching properties of Al/ZnO/Al structured resistive random access memory. Surface Review and Letters. 2017;24:1750048
- [109] Parreira P, Paterson G, McVitie S, MacLaren D. Stability, bistability and instability of amorphous ZrO₂ resistive memory devices. Journal of Physics D. 2016;49:095111
- [110] Huang R, Yan X, Morgan KA, Charlton MD, de Groot CK. Selection by current compliance of negative and positive bipolar resistive switching behavior in ZrO_{2-x}/ZrO₂ bilayer memory. Journal of Physics D. 2017;50:175101
- [111] Jiang H, Han L, Lin P, Wang Z, Jang MH, Wu Q, Barnell M, Yang JJ, Xin HL, Xia Q. Sub-10 nm Ta channel responsible for superior performance of a HfO₂ memristor. Scientific Reports. 2016;6:28525
- [112] Chen X, Hu W, Li Y, Wu S, Bao D. Complementary resistive switching behaviors evolved from bipolar TiN/HfO₂/Pt device. Applied Physics Letters. 2016;108:053504

Memristor Neuromorphic Technologies for Computing Architecture
The Roadmap to Realize Memristive Three-Dimensional Neuromorphic Computing System

Hongyu An, Kangjun Bai and Yang Yi

Additional information is available at the end of the chapter

http://dx.doi.org/10.5772/intechopen.78986

Abstract

Neuromorphic computing, an emerging non-von Neumann computing mimicking the physical structure and signal processing technique of mammalian brains, potentially achieves the same level of computing and power efficiencies of mammalian brains. This chapter will discuss the state-of-the-art research trend on neuromorphic computing with memristors as electronic synapses. Furthermore, a novel three-dimensional (3D) neuro-morphic computing architecture combining memristor and monolithic 3D integration technology would be introduced; such computing architecture has capabilities to reduce the system power consumption, provide high connectivity, resolve the routing congestion issues, and offer the massively parallel data processing. Moreover, the design methodology of applying the capacitance formed by the through-silicon vias (TSVs) to generate a membrane potential in 3D neuromorphic computing system would be discussed in this chapter.

Keywords: memristor, synapse, three-dimensional integrated circuit, neuromorphic computing, analog/mixed-signal circuit design, monolithic 3D integration

1. Introduction

The continued success of the development in the modern von Neumann computing system was firstly enabled by the increment of the transistor integration density, followed by the multicore computing architecture. However, hindered by the fabrication process and size incompatibility between technologies of the complementary metal-oxide-semiconductor (CMOS) and the memory, central computing units (CPUs) and memory are located separately in resulting that the communication bus is inevitable. This communication bus becomes an energetic and speed bottleneck in this architecture. Furthermore, the transistor size shrinking



© 2018 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.



Figure 1. Architectures of (a) von Neumann computing system and (b) neuromorphic computing system.

trend is even harder to catch Moore's prediction due to the physical limitations [1]. As the density of data continuously escalates, extracting valuable information becomes computationally expensive, even for supercomputers. Meanwhile, the amount of energy required for supercomputers poses doubt on whether the increased performance is affordable.

On the other hand, as human beings, our brains have capabilities of learning and analyzing surrounding information with merely 20 W of power consumption [2]. Inspired by the working mechanism of the nervous system, the performance development of the computing system has led to a novel nontraditional computing architecture, namely, the neuromorphic computing system. The neuromorphic computing system was proposed by Carver Mead in the 1980s to mimic the mammalian neurology using the very-large-scaled-integrated (VLSI) circuit [3]. Figure 1 illustrates the difference between the von Neumann architecture and the neuromorphic computing system. As powerful as the brain, the neuromorphic computing system potentially solves computing-intensive tasks that are only handled by the human brains before. These multifaceted tasks include speech recognition [4–6], character recognition [7, 8], grammar modeling [9], noise modeling [10], as well as the generation and prediction of chaotic time series [11, 12], etc. However, state-of-the-art neuromorphic chips with the traditional CMOS technology and the two-dimensional (2D) design methodology cannot meet the energetic and speed requirements at large-scale neuron and synapse realization [13–17]. In order to address this issue, recently, a three-dimensional (3D) neuromorphic computing architecture combining the memristors as electronic synapses is proposed and investigated [18–20].

This chapter is organized as follows, Section 2 introduces the background information of the neuromorphic computing, Section 3 discusses various neural models and their corresponding hardware implementations, Section 4 describes the biological reasons for employing memristive devices as electronic synapses, Section 5 illustrates the proposed 3D neuromorphic computing architecture, and at last, Section 6 draws some conclusions.

2. Neuromorphic computing

The digital computer based on the von Neumann architecture has powered our society for more than 40 years with its constant increment on computing capability. **Figure 2** shows the diagram of the typical von Neumann architecture. In this architecture, central computing



Figure 2. (a) The von Neumann architecture, (b) digital signal in computer.

units (CPUs) and memory units are physically separated at different locations due to their incompatibilities of fabrication process and size. A communication bus is used for the data transferring between them. In order to perform the Boolean algebra and arithmetic, the data stored in the memory need to be retrieved from the memory to CPU and be transferred back to memory after computing. These processes would be repeated a million times for accomplishing a data-intensive computing task; consequently, the communication bus connecting CPUs and memory inevitably becomes the energetic and speed bottleneck. Moreover, for achieving more powerful computing capability with low-power consumption, the transistor scaling and operating frequency increment is becoming the direction of technological development.

To achieve high computing capability, an extremely large number of transistors have been compressed in a single CPU. Furthermore, the power consumption is almost linear dependent proportionally with operation frequency [21]. This means that the power consumption and computing capability need to be balanced and cannot be achieved simultaneously with recent CMOS technology under the von Neumann architecture. On the contrary, scientists have noticed that the human brain has an excessive computing and energy efficiency [22]. With the idea and hypotheses to build a brain-like computing machine, the concept of neuromorphic computing was proposed by Dr. Mead [3]. The significance of the neuromorphic computing is not only for building a more-powerful computer, but also can potentially reveal the fundamental operating mechanism of the human brain. Another similar well-known concept is the artificial neural networks (ANNs), which is an attempt of simulating the neural network configuration of the brain, thereby to study the function of the brain [23, 24]. The main differences between neuromorphic computing and conventional ANNs are the former focuses more on the physical realization on the brain structure, while the latter studies the mathematical models of human brain structure. Neuromorphic computing is expected to offer an intelligent machine beyond the modern digital computer with capabilities of adaptive, distributive, cognitive computing, and perceptive computing. These capabilities fundamentally come from the unique architecture, computing/memory units, signal encoding scheme, and operating algorithms of the neuromorphic computing system.

To successfully implement a neuromorphic computing system, a comprehensive understanding of the differences between the human brain and von Neumann-based computer would be conducive to reverse engineering the brain, thus implementing the neuromorphic computing system. **Figure 3** illustrates the main difference between the human brain and the von Neumann architecture from the device to the algorithm levels. In a brain-like neuromorphic computing system, blocking devices (computing units and memory units) need to be replaced from traditional CPUs and SRAMs to artificial electronic neurons and synapses. This is the first step for mimicking the brain at a device level. Unlike computing units in the CPUs that perform the binary code–based computing, the data in electronic neurons and synapses need to be represented in a spike sequence format for generating the brain-like signals [22]. Then, these electronic neurons and synapse are interconnected with each other in a brain-like neural network configuration at the architecture level, which is demonstrated in **Figure 3**. Spiking signals would be used for communication in this architecture. This neural network-based architecture eliminates the long signal transferring distance between CPUs and the memory in von Neumann architecture since the computing can be performed by neurons with the data extracted from adjacent memories (synapses). Due to the unique non-von Neumann architecture and spiking encoding scheme of the neuromorphic computing system, the binary algebra is not suitable for this system anymore. In the field, neural network-based machine learning algorithms are widely considered as the ideal candidate for running neuromorphic computing system.

Although fundamental functions of the brain are still under investigation, two main elements: neuron and synapse are well studied at the cellular level. The structure of a neuron is shown in **Figure 4**. There are four main parts of each neuron, whose functionalities are summarized as:

- Dendrite: the organ that receives spiking signals from other neurons,
- Soma (neuron body): generates/sends spiking signals to the axon under the condition of the integration of received spiking signal levels, which exceed a specific threshold voltage;
- Axon: propagates spiking signals to other neurons,
- Synapse: a space between the axon of the presynapse neuron and dendrite of the postsynapse neuron. It is widely considered as a memory organ in the brain by storing the memory information in its connectivity strength.



Figure 3. Comparison between brain computing architecture, von Neumann computing architecture, and neuromorphic computing architecture.



Figure 4. Neuron structure.

Unlike the rigid connection configuration of computing units and memory in the von Neumann architecture (**Figure 2**), neurons and synapses can be connected to each other in different topologies. **Figure 5** depicts three mainstream neuromorphic computing architectures named as the distributed neuromorphic computing architecture, cluster neuromorphic computing architecture, and associative neuromorphic computing architecture [13].

Firstly, the distributed neuromorphic computing architecture (DNCA) decomposes centralized computing units and memory units in a distributed brain-like network structure. In this architecture, neurons and synapses are located close to each other to minimize the signal propagation distance through communicating only with the adjacent electronic synapse (memory data).

Secondly, in the human brain, different types of sensory signals (for example somatic, tactile, auditory, visionary, olfactory, and gustatory signals) are routed and processed in different regions of the brain [22]. The cluster neuromorphic computing architecture (CNCA) is proposed to realize this signal processing methodology of the human brain. In this architecture, the proposed DNCA is divided into multiple regions, which are intrinsically responsible for processing signals captured by different types of sensory devices independently. This signal processing technique enables the CNCA to process multiple massive signals parallel in various regions with distributedly located neurons and synapses, thereby, realizing a parallel computing capability inherent similar to the human brain.



Figure 5. The neuromorphic computing architectures: (a) distributive neuromorphic computing architecture, (b) cluster neuromorphic computing architecture, and (c) associative neuromorphic computing architecture [13].

Thirdly, the human brain has a powerful unsupervised learning ability, which enables us to learn from our experiences. A well-known learning mechanism named associate memory is to associate different types of signals captured by various sensing organs together [22] so that it correlates these signals. Based on the CNCA, a novel architecture, we defined it with the name of associative neuromorphic computing architecture (ANCA), is proposed. **Figure 5(c)** illustrates this architecture. In this architecture, original signals captured from surrounding environments are processed in different regions. After that, the abstracted information would couple to each other to construct an associative natural network. The simplified ANCA with two neurons and one synapse has been investigated [25].

3. Neuron design

3.1. Neuron models

In the field of neuroscience, the research on the investigation of biological neurons has been continued in the past decade [26–31]. As discussed in Section 2, a neuron consists of four major elements, namely, dendrites, soma, axon, and synapse. Within the nervous system, signals are collected and transmitted to the soma by dendrites. The soma serves as the central processing unit where the nonlinear transformation carries out. When the input signal exceeds the threshold level, an output signal is generated, or so-called the firing process. The output signal is then transmitted along the axon, and to other neurons through the synapse. In a biological neuron, signals are in form of a nerve impulse, namely, action potential or spike [32].

When the signal, also known as the stimulus, from dendrites does not reach the critical threshold level, the membrane potential will leak out; otherwise, an action potential is generated. After the firing process takes place, the neuron will go through a refractory period, where the neuron is less likely to fire, and eventually reset to its initial state. This process is known as the firing and resting of a biological neuron, as illustrated in **Figure 6** [31]. Several well-known and representative neuron models are investigated, which include the integrate-and-fire (IF) model [26], Fitzhugh-Nagumo (FF) model [28], Hodgkin-Huxley (HH) model [33], and leaky integrate-and-fire (LIF) model [29]. The simplified electronic circuit representation of these neuron models is demonstrated in **Figure 7**.

3.2. Hodgkin-Huxley (HH) and Fitzhugh-Nagumo (FN) neuron model

Compared to the data that are extracted from the IF neuron, the HH neuron is found to be biologically meaningful and realistic [34]. The primary goal of the HH neuron is to mimic the electrochemical information transmission of a biological neuron [27]. **Figure 7(c)** demonstrates the simplified electronic circuit model of the HH neuron. The dynamic of the firing potential is described by a fourth-order nonlinear differential equation, which could be simplified as

$$C_m \cdot \frac{dV_m}{dt} = I_{ex} - g_i(h, m^3, n^4) \cdot \sum I_i(E_i, V_m), \qquad (1)$$

The Roadmap to Realize Memristive Three-Dimensional Neuromorphic Computing System 31 http://dx.doi.org/10.5772/intechopen.78986



Figure 6. Action potential of a biological neuron.



Figure 7. Simplified neuron models of (a) integrate-and-fire, (b) Fitzhugh-Nagumo, (c) Hodgkin-Huxley, and (d) leaky integrate-and-fire.

where g_i is the conductance parameter for different ion channels (sodium Na, potassium K, etc.), and $I_i(E_r, V_m)$ is the ion current with controlling variable as a function of time [33]. Although the HH neuron closely mimics the biological behavior of neurons, due to its design complexity, its electronic circuit model is not widely used in the hardware implementation, whereas the FN neuron is considered as the simplification of the HH neuron, as shown in **Figure 7(b)**. Its mathematical expression could be written as

$$\frac{dV_m}{dt} = V_m - \frac{V_m^3}{3} - w + I_{ex'}$$
(2)

where *w* is the linear recovery variable. Although the FN neuron reduces the four-dimensional set of the equations down to a two-dimensional one, the hardware implementation of the FN

neuron is still excessive challenging due to its high circuit design complexity inherent from its highly nonlinear behavior.

3.3. Leaky integrate-and-fire (LIF) neuron model

The LIF neuron model, as illustrated in **Figure 7(d)**, is constructed based on the traditional IF neuron. Its leakage property mimics the diffusion of ions that occur through the membrane when the equilibrium is not reached in the cell. The dynamic of the firing potential could be expressed as:

$$C_m \cdot \frac{dV_m}{dt} + I_{leak} = I_{ex'}$$
(3)

where I_{loak} is the leakage current. Similar to the traditional IF neuron, the membrane potential is initially charged up by the excitation current. An action potential is generated once the membrane potential exceeds the threshold level; otherwise, all charges will be leaked out. After the firing process takes place, the membrane capacitor in the LIF neuron will be fully discharged to the resetting state. Hence, the LIF neuron processes both firing and resting properties, which has an adequate resemblance to the biological neuron and relatively easier to implement using analog electronic circuits.

Compared to other neuron models, the LIF neuron plays a major role in the neuron design due to its compact structure, robust performance, and adequate resemblance to the biological behavior of neurons. The simplified analog electronic circuit model of the LIF neuron is demonstrated in **Figure 8**.

In the analog electronic circuit model of the LIF neuron, there are several key parameters that need to be carefully designed; for instance, the excitation current I_{ex} , the membrane capacitor C_{m} , the threshold level V_{ux} and the leakage current I_{tauk} . In Eq. (4), the membrane potential is controlled by the excitation current and the leakage current, or vice versa. A simple resistor model is adapted to represent such relation; thus, Eq. (3) could be rewritten as

$$I_{ex} = \frac{V_m}{R_{leak}} + C_m \cdot \frac{dV_m}{dt},$$
(4)

where R_{leak} defines the weighted resistance of the leakage current. By solving Eq. (4), the expression of the membrane potential could be determined as

$$V_m = I_{ex} \cdot R_{leak} - e^{\frac{t}{R_{leak} - c_m}}.$$
(5)

3.4. Signal intensity encoding neuron

In order to model the input intensity-dependent firing characteristic of neurons [22, 35], the signal intensity encoding neuron (SIEN) is designed, as depicted in **Figure 9** [36].

In this design, the input current is transferred into a voltage signal by a transimpedance amplifier (TIA), such that the oscillating frequency of a current-starved-voltage controlled

The Roadmap to Realize Memristive Three-Dimensional Neuromorphic Computing System 33 http://dx.doi.org/10.5772/intechopen.78986



Figure 8. Simplified analog electronic circuit model of the LIF neuron.



Figure 9. The diagram of the SIEN.

oscillator (VCO) can be regulated. The oscillating rate of the VCO is highly dependent upon integrated input stimulus signals. The final stage of the SIEN is formed by the parallel structure of a resistor and a capacitor to model charging and discharging behaviors of biological neurons, as depicted in **Figure 10**, whereas simulation results of the spiking signal are plotted



Figure 10. Simplified design scheme of the SIEN.



Figure 11. Spiking signals with respect to various stimulus voltage levels.

in **Figure 11**. In **Figure 11**, with higher input signal amplitudes, the firing rate increases correspondingly, which simulates the input intensity-dependent firing characteristic of the neurons in real biological systems.

4. Memristor as synapse

In the human brain, a synapse is defined as the structure connecting two neurons as shown in **Figure 12**. When a presynaptic action potential (spiking signal) approaches to the synapse, the chemical neurotransmitter molecules would be released to the synapse. The neurotransmitter would be diffused across from the presynaptic neuron cell to the postsynaptic neuron cell within the synapse. When the neurotransmitter arrived at the terminal of the postsynaptic cell, a spiking signal would be stimulated. The magnitude of the stimulated spiking signal



Figure 12. The structure of the synapse [22].

at the postsynaptic cell is highly dependent on the amount of the neurotransmitter received. A larger amount of neurotransmitter molecules stimulate a larger magnitude spiking signal, vice versa. In general, the large magnitude of spiking signal at the terminal of presynaptic neurons would stimulate more neurotransmitters. However, with the repeated stimulus in a short time (~hundreds of millisecond), the neurotransmitters released to the synapse from presynaptic neurons reduce gradually, which results in stimulating a smaller magnitude spiking signal in the postsynaptic neuron.

This phenomenon was investigated by Dr. Kandel's research on Aplysia [22]. In experiments depicted in **Figure 13**, the stimulus was repeatedly applied to the Aplysia's sensory neurons. When the constant stimulus was repeatedly applied to the sensory neuron multiple times (1, 2, 5, 10, 15), the magnitude of spiking signal stimulated in the response neuron (LT_G) decreases accordingly [22]. This indicates that the previous stimulus captured by the sensor neuron is somehow stored in the neural network system through modifying the connectivity strength between neurons. In Dr. Kandel's experiments, the neural network is relatively small that is only constructed by two neurons. The connectivity strength of the synapse is defined as the weight. The weight value can be modified in two directions (strengthen or weaken) by both excitatory and inhibitory stimuli. This feature is called as the plasticity of a synapse.

In order to physically realize the biological plasticity of a synapse, several features need to be satisfied. Firstly, the device should have only two terminals that are used for connecting the presynaptic and postsynaptic neurons, respectively. Secondly, the device should have a signal attenuation capability to mimic the plasticity of a synapse, and this capability should be reversible. All these features make the nanoscale two-terminal device memristor, also named as resistive RAM (RRAM), to be an ideal candidate for the electronic synapse implementation. The resistance of the memristor is reversibly programmable with the applied voltage pulse stimulus on its two terminals. When the voltage stimulus is applied on its two terminals, its resistance would be gradually changed between its low-resistance state (LRS) and high-resistance state (HRS). Typically, the memristor is constructed by the metal-insulator-metal (MIM) configuration as illustrated in **Figure 14(a)**. The decrease of resistance of the memristor of the conductive filament in the insulator layer. Transmission electron microscopy (TEM) photos of conductive filaments are demonstrated in **Figure 14(b)**. This breakdown phenomenon of the insulator can be recovered by applying



Figure 13. A sample of five identical action potential numbers 1, 2, 5, 10, and 15 along with the corresponding motor response signals of diminishing strength recorded at the motor neuron (identified by $L7_{c}$) (top) [37].



Figure 14. Illustration of the switching mechanism of a memristor: (a) switching process and (b) TEM images of the dynamic evolution of conductive filaments [38].

a reversed stimulus at the terminals, which consequently resets the memristor from its LRS to HRS. The physical mechanism of this reset behavior is the deconstruction of the conductive filament as illustrated in **Figure 14(b)**.

In general, the MIM structure of the memristor is fabricated massively in a 2D crossbar structure as depicted in **Figure 15**. In this structure, memristors are sandwiched between two layers of nanowires. The area of a single cell is 4F², where the F is the minimum lithographic feature size dictated by technology node.

In order to further enhance the device density, the 2D crossbar structure of the memristor can be extended vertically into 3D space. There are two types of 3D RRAM (memristor) structures that can be used as 3D synaptic arrays: horizontal RRAM (H-RRAM) and vertical RRAM (V-RRAM), which are shown, respectively, in **Figure 16**.

In both structures, the area of the device size is $4F^2/n$, where n is the number of the stacked layers. The number of critical lithography masks for H-RRAM structure increases linearly with



Figure 15. Two-dimensional crossbar structure of the memristor.

The Roadmap to Realize Memristive Three-Dimensional Neuromorphic Computing System 37 http://dx.doi.org/10.5772/intechopen.78986



Figure 16. 3D RRAM integration structure: (a) horizontal 3D structure and (b) vertical 3D structure.

increasing number of the stacked layers, while the number of masks for V-RRAM is relatively independent of the stacking number. With increasing number of the stacked layers, V-RRAM becomes, even more, cost-effective [39, 40].

5. Memristive three-dimensional neuromorphic computing system

The recent fabricated neuromorphic chips implement neurons and synapses using traditional 2D CMOS and memory technology. In 2D placement methodology, a longer signal delivery distance is generally expected due to the routing density increment linearly with the number of connections, which inevitably increases die area, power consumption, etc. [41].

To address these limitations of the state-of-the-art neuromorphic chip designs, a novel 3D neuromorphic architecture is proposed to combine 3D-integrated circuit (3D-IC) technology with the memristor as the electronic synapse. Applying 3D integration technology to neuro-morphic chips permits vertical routing paths of reduced nanoscale dimension, subsequently diminishing critical path lengths. It also decreases power consumption and shrinks die areas with high-complexity, high-connectivity, and massively parallel signal processing capability.

The benefits of applying 3D integration technology to neuromorphic chips design can be summarized as follows:

- **1.** address the 2D neuron routing congestion problem, thereby increasing interconnectivity and scalability of the NC network and reducing the critical-path lengths [42],
- **2.** allow numerous 3D interconnections between hardware layers that offer high device interconnection density, low-power density, and broad channel bandwidth using fast and energy-efficient links;
- **3.** provide a high-complexity, high-connectivity, and massively parallel-processing circuital system that can accommodate highly demanding computational tasks.

The diagram structure of the proposed 3D neuromorphic computing (3D-NC) architecture is shown in **Figure 17(c)**. The multiple layers of the neural network can be implemented

through this structure. **Figure 17(a)** illustrates multiple layers of the neural network structure, in which the decomposed two layers are marked in a red box. These two layers of the neural network can be implemented through 3D integration technology, which fabricates the layer of memristor in the middle between two neuron layers as depicted in **Figure 17(b)**. Besides, with the similar structure of **Figure 17(b)**, a large scale of neural networks can be implemented by extending the 3D structure of two layers neural network repeatedly in a horizontal direction, which is demonstrated in **Figure 17(c)**.

In these structures, the electronic synaptic array implemented with memristors is not in a traditional crossbar structure (**Figure 18(a**)), which suffers the sneaking path issue. The sneaking path is an undesired current path from the adjacent memristor cells marked as the white arrows in **Figure 18(a**). In order to eliminate this issue, the horizontal nanowires, which are used for reading/writing access, are physically disconnected in the design. Meanwhile, reading/writing access ports are located on the upper and bottom layers. Without electrical connections between adjacent memristor cells, the sneaking path issue can be fundamentally addressed.

Two 3D integration technologies have the potential for implementing the 3D-NC architecture in **Figure 17(c)**, which are TSV (through-silicon via)-based and monolithic-based 3D integration technologies. The 3D integration technology with TSVs as vertical electrical connections has been studied for many years [19]. For TSV-based 3D integration technology, transistors are initially fabricated at separated wafers by traditional CMOS technologies. After that, two wafers are bonded together. In general, the capacitance between TSVs is large, which can cause capacitive coupling issue in a high-speed circuit. However, they can be used for implementing the capacitance in neuron models, resulting in further reduction of the chip design area [43–45]. However, there are several technical challenges for the TSV-based 3D integration technology. Firstly, wafers need to be thinned to make the metal contact from TSVs for



Figure 17. 3D neuromorphic computing architecture (a) Deep neural network, (b) 3D structure of two layers of neural network and (c) 3D structure of multiple layers of neural network.

The Roadmap to Realize Memristive Three-Dimensional Neuromorphic Computing System 39 http://dx.doi.org/10.5772/intechopen.78986



Figure 18. (a) The traditional crossbar structure of memristors and (b) disconnecting the horizontal connecting nanowire.

3D device	FinFET	Epi-like Si NWFET	Epi-like Si UTB	SOI-Si UTB	Poly-Si/Ge FinFET	IGZO OSFET
Thermal budget °C	<400	<400	<400	<650	<400	<500
I_on/I_off	>107	$>5 \times 10^{5}$	$>5 \times 10^{5}$	>107	>107	>10 ²¹

Table 1. The emerging transistors with low-fabrication temperature [46].

the bonding process. In these thinning processes, a lot of charges would be accumulated. These charges potentially cause electrostatic discharge (ESD) issue that can damage chips in bonding processes. Secondly, bonding the microscale TSVs needs extra effort to align them precisely. To overcome these challenges, another more aggressive 3D integration technology is proposed, which is called monolithic 3D integration. Unlike the TSV-based 3D technology, which uses a separate fabricate processes, the monolithic 3D technology integrates different layers of devices at a single wafer with nanoscale intertier vias serving as vertical connections. Due to the monolithic fabrication procedure, this 3D integration technology fundamentally eliminates the thinning and bonding processes. On the contrary, the main challenge for the monolithic 3D integration technology is the low-temperature fabrication constraint for upper layers, since the high fabrication temperature in upper layers would damage the lower layer transistors previously fabricated. This low-temperature requirement restricts the traditional CMOS transistor (fabricates at more than 1000 °C) that does not fit the requirements for the upper layer circuitry implementation. Fortunately, several low-temperature transistors are the potential candidate to fit this requirement, such as FinFETs [46], carbon nanotube FETs [47, 48], etc. Table 1 summarizes state-of-the-art transistors that are fabricated at low temperature and potentially can be employed in the monolithic 3D integration technology [46]. With these emerging technologies, the monolithic 3D-NC with memristors as electronic synapses is becoming the most promising next-generation non-von Neumann computing platform.

6. Conclusion

The conventional concept of the neuromorphic computing is to physically rebuild brain-like neural networks through very-large-scale integration (VLSI) [3]. In this chapter, we introduce a possibility to use an emerging device named memristor as an electronic synapse to construct

a memristive neural network of the neuromorphic computing system, consequently, achieving a much smaller design area and power consumption. In this chapter, we also comprehensively analyze functions of the biological synapse in cellular level and further introduce the reasons that memristor can be considered as an electronic synapse. In architecture level of neuromorphic computing, we introduce three novel architectures that are fundamentally different from the traditional von Neumann architecture by locating the computing units (neurons) and memory units (synapse) distributedly. The realization of these three neuromorphic computing architectures potentially is a roadmap for implementing a power-efficient artificial intelligent system with self-learning capability.

Furthermore, the memristive neural network is generally implemented in the two-dimensional design method. In this chapter, we introduce and discuss a novel hardware implementation trend that combines memristor and 3D-IC integration technology; such technology has the capabilities to reduce the system power consumption, provide the high-connectivity, resolve the routing congestion issues, and offer the massively parallel data processing capability. Moreover, the design methodology of applying the capacitance formed by the throughsilicon vias (TSVs) to generate a membrane potential in a 3D neuromorphic computing system is discussed in this chapter.

Moreover, there are several challenges that hinder the employment of the memristors as the electronic synapse, e.g., the reliability, variability, endurance, etc. Additionally, fabrication techniques of lower temperature transistors (FinFET, carbon nanotube FETs, etc.), which can be integrated monolithically on the top layers, demand further research effort to demonstrate the memristive 3D neuromorphic computing system discussed in this chapter. The proposed novel neuromorphic computing architectures (DNCA, CNCA, and ANCA) are considered potentially to be the roadmap for achieving a self-learning artificial intelligence that can directly learn from the surrounding environment and be adaptive to it. However, mathematical foundations of these architecture concepts are still unclear and missing, which need further investigations in future.

Author details

Hongyu An*, Kangjun Bai and Yang Yi

*Address all correspondence to: hongyu51@vt.edu

The Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, Virginia, USA

References

[1] Kish LB. End of Moore's law: Thermal (noise) death of integration in micro and nano electronics. Physics Letters A. 2002;**305**:144-149

- [2] Yu S, Wu Y, Jeyasingh R, Kuzum D, Wong H-SP. An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation. IEEE Transactions on Electron Devices. 2011;58:2729-2737
- [3] Mead C. Neuromorphic electronic systems. Proceedings of the IEEE. 1990;78:1629-1636
- [4] Ghani A. Neuro-inspired speech recognition based on reservoir computing. Advances in Speech Recognition. InTech; 2010;**2**:7-36
- [5] Overton G. Photonic Reservoir Computing–A New Tool for Speech Recognition. https:// www.laserfocusworld.com/articles/2014/09/photonic-reservoir-computing-a-new-toolfor-speech-recognition.html
- [6] Alalshekmubarak A, Smith LS. On improving the classification capability of reservoir computing for Arabic speech recognition. In: International Conference on Artificial Neural Networks; 2014. pp. 225-232
- [7] Verstraeten D, Schrauwen B, Stroobandt D. Reservoir computing with stochastic bitstream neurons. In: Proceedings of the 16th annual Prorisc Workshop; 2005. pp. 454-459
- [8] Jin Y, Zhao Q, Yin H, Yue H. Handwritten numeral recognition utilizing reservoir computing subject to optoelectronic feedback. In: Natural Computation (ICNC), 2015 11th International Conference on; 2015. pp. 1165-1169
- [9] Hinaut X, Dominey PF. On-line processing of grammatical structure using reservoir computing. In: International Conference on Artificial Neural Networks; 2012. pp. 596-603
- [10] Goudarzi A, Lakin MR, Stefanovic D. Reservoir computing approach to robust computation using unreliable nanoscale networks. In: International Conference on Unconventional Computation and Natural Computation; 2014. pp. 164-176
- [11] Jaeger H. Short Term Memory in Echo State Networks vol. 5. GMD-Forschungszentrum Informationstechnik. Germany: Schloss Birlinghoven 53757 Sankt Augustin; 2001
- [12] Schrauwen B, Stroobandt D. Using reservoir computing in a decomposition approach for time series prediction. In: ESTSP 2008 European Symposium on Time Series Prediction; 2008. pp. 149-158
- [13] An H, Zhou Z, Yi Y. Opportunities and challenges on nanoscale 3D neuromorphic computing system. In: Electromagnetic Compatibility & Signal/Power Integrity (EMCSI), 2017 IEEE International Symposium on; 2017. pp. 416-421
- [14] Qiao N, Mostafa H, Corradi F, Osswald M, Stefanini F, Sumislawska D, et al. A re-configurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses. Frontiers in Neuroscience. April 2015;9:141
- [15] Benjamin B, Gao P, McQuinn E, Choudhary S, Chandrasekaran AR, Bussat JM, et al. Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations. Proceedings of the IEEE. May 2014;102:699-716

- [16] Painkras E, Plana LA, Garside J, Temple S, Galluppi F, Patterson C, et al. SpiNNaker: A 1-W 18-core system-on-chip for massively-parallel neural network simulation. IEEE Journal of Solid-State Circuits. 2013;48:1943-1953
- [17] Furber SB, Lester DR, Plana LA, Garside JD, Painkras E, Temple S, et al. Overview of the SpiNNaker system architecture. IEEE Transactions on Computers. 2013;62:2454-2467
- [18] An H, Zhou Z, Yi Y. 3D memristor-based adjustable deep recurrent neural network with programmable attention mechanism. In: Proceedings of Neuromorphic Computing Symposium; 17-19 July 2017. pp. 1-6
- [19] Ehsan MA, Zhou Z, Yi Y. Modeling and optimization of TSV for crosstalk mitigation in 3D neuromorphic system. In: Electromagnetic Compatibility (EMC), 2016 IEEE International Symposium on; 2016. pp. 621-626
- [20] Koyanagi M, Nakagawa Y, Lee K-W, Nakamura T, Yamada Y, Inamura K, et al. Neuromorphic vision chip fabricated using three-dimensional integration technology. In: Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 2001 IEEE International; 2001. pp. 270-271
- [21] Merolla PA, Arthur JV, Alvarez-Icaza R, Cassidy AS, Sawada J, Akopyan F, et al. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science. Aug 2014;345:668-673
- [22] Kandel ER, Schwartz JH, Jessell TM, Siegelbaum SA, Hudspeth A. Principles of Neural Science Vol. 4. New York: McGraw-Hill; 2000
- [23] Turing AM. On computable numbers, with an application to the Entscheidungsproblem. Proceedings of the London Mathematical Society. 1937;**2**:230-265
- [24] McCulloch WS, Pitts W. A logical calculus of the ideas immanent in nervous activity. The Bulletin of Mathematical Biophysics. 1943;5:115-133
- [25] An H, Zhou Z, Yi Y. Memristor-based 3D neuromorphic computing system and its application to associative memory learning. In: 2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO); 2017. pp. 555-560
- [26] Abbott LF. Lapicque's introduction of the integrate-and-fire model neuron (1907). Brain Research Bulletin. 1999;**50**:303-304
- [27] Hodgkin AL, Huxley AF. A quantitative description of membrane current and its application to conduction and excitation in nerve. The Journal of Physiology. 1952;117:500
- [28] FitzHugh R. Impulses and physiological states in theoretical models of nerve membrane. Biophysical Journal. 1961;1:445-466
- [29] Liu Y-H, Wang X-J. Spike-frequency adaptation of a generalized leaky integrate-and-fire model neuron. Journal of Computational Neuroscience. 2001;10:25-45
- [30] Zhao C, Danesh W, Wysocki BT, Yi Y. Neuromorphic encoding system design with chaos based CMOS analog neuron. In: Computational Intelligence for Security and Defense Applications (CISDA), 2015 IEEE Symposium on; 2015. pp. 1-6

- [31] Zhao C, Yi Y, Li J, Fu X, Liu L. Interspike-interval-based analog spike-time-dependent encoder for neuromorphic processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2017;25:2193-2205
- [32] Gerstner W, Kistler WM. Spiking Neuron Models: Single Neurons, Populations, Plasticity. New York, USA: Cambridge University Press; 2002
- [33] Merolla P, Arthur J, Akopyan F, Imam N, Manohar R, Modha DS. A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm. In: Custom Integrated Circuits Conference (CICC), 2011 IEEE; 2011. pp. 1-4
- [34] Paugam-Moisy H. Spiking Neuron Networks a Survey. Switzerland: IDIAP; 2006
- [35] Zhang Y, Igwe OJ. Exogenous oxidants activate nuclear factor kappa B through toll-like receptor 4 stimulation to maintain inflammatory phenotype in macrophage. Biochemical Pharmacology. Jan 2018;147:104-118
- [36] An H, Ehsan MA, Zhou Z, Shen F, Yi Y. Monolithic 3D neuromorphic computing system with hybrid CMOS and memristor-based synapses and neurons. Integration, the VLSI Journal. 1 Nov, 2017
- [37] Chua L. Memristor, Hodgkin-Huxley, and edge of chaos. In: Memristor Networks. New York: Springer; 2014. pp. 67-94
- [38] Chen JY, Hsin CL, Huang CW, Chiu CH, Huang YT, Lin SJ, et al. Dynamic evolution of conducting nanofilament in resistive switching memories. Nano Letters. Aug 2013; 13:3671-3677
- [39] Xu C, Niu D, Yu S, Xie Y. Modeling and design analysis of 3D vertical resistive memory—A low cost cross-point architecture. In: 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC) 2014. pp. 825-830
- [40] An H, Ehsan MA, Zhou Z, Yi Y. Electrical modeling and analysis of 3D synaptic array using vertical RRAM structure. In: Quality Electronic Design (ISQED), 2017 18th International Symposium on; 2017. pp. 1-6
- [41] Akopyan F, Sawada J, Cassidy A, Alvarez-Icaza R, Arthur J, Merolla P, et al. True north: Design and tool flow of a 65 mW 1 million neuron programmable neurosynaptic chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Oct 2015;34:1537-1557
- [42] An H, Ehsan MA, Zhou Z, Yi Y. Electrical modeling and analysis of 3D neuromorphic IC with monolithic Inter-tier vias. In: Electrical Performance of Electronic Packaging and Systems (EPEPS), 2016 IEEE 25th Conference on; 2016. pp. 87-90
- [43] Ehsan MA, An H, Zhou Z, Yi Y. Adaptation of enhanced TSV capacitance as membrane property in 3D brain-inspired computing system. In: Proceedings of the 54th Annual Design Automation Conference; 2017. p. 86
- [44] Ehsan MA, Zhou Z, Yi Y. Hybrid three-dimensional integrated circuits: A viable solution for high efficiency neuromorphic computing. In: VLSI Design, Automation and Test (VLSI-DAT), 2017 International Symposium on; 2017. pp. 1-2

- [45] Yi Y, Zhou Y. Differential through-silicon-vias modeling and design optimization to benefit 3D IC performance. In: 2013 IEEE 22nd Conference on Electrical Performance of Electronic Packaging and Systems; 2013. pp. 195-198
- [46] Yang C-C, Shieh J-M, Hsieh T-Y, Huang W-H, Wang H-H, Shen C-H, et al. Footprintefficient and power-saving monolithic IoT 3D+ IC constructed by BEOL-compatible sub-10 nm high aspect ratio (AR>7) single-grained Si FinFETs with record high Ion of 0.38 mA/μm and steep-swing of 65 mV/dec. and I_{on}/I_{off} ratio of 8, in Electron Devices Meeting (IEDM). 2016. pp. 9.1. 1-9.1. 4
- [47] Shulaker MM, Wu TF, Pal A, Zhao L, Nishi Y, Saraswat K, et al. Monolithic 3D integration of logic and memory: Carbon nanotube FETs, resistive RAM, and silicon FETs. In: Electron Devices Meeting (IEDM), 2014 IEEE International; 2014. pp. 27.4.1-27.4.4
- [48] Shulaker MM, Hills G, Park RS, Howe RT, Saraswat K, Wong H-SP, et al. Three-dimensional integration of nanotechnologies for computing and data storage on a single chip. Nature. 2017;547:74-78

Memristive Anodic Oxides: Production, Properties and Applications in Neuromorphic Computing

Andrea Brenna, Fernando Corinto, Seyedreza Noori, Marco Ormellese, MariaPia Pedeferri and Maria Vittoria Diamanti

Additional information is available at the end of the chapter

http://dx.doi.org/10.5772/intechopen.79292

Abstract

Memristive devices generally consist of metal oxide elements with specific structure and chemical composition, which are crucial to obtain the required variability in resistance. This makes the control of oxide properties vital. While CMOS compatible production technologies for metal oxides deposition generally involve physical or chemical deposition pathways, we here describe the possibility of using an electrochemical technique, anodic oxidation, as an alternative route to produce memristive oxides. In fact, anodization allows to form a very large range of oxides on the surface of valve metals, such as titanium, hafnium, niobium and tantalum, whose thickness, structure and functional properties depend on process parameters imposed. These oxides may be of interest to build neural networks based on memristive elements produced by anodic oxidation.

Keywords: titanium dioxide, tantalum oxide, hafnium oxide, niobium oxide, memristor, resistive switching, anodizing

1. Introduction

Although still dominated by silicon technology, information storage devices—and more generally speaking nanoelectronic devices—are now facing the challenge of finding new materials and paradigms, in order to further improve features such as computation and write speed, data density, operation voltages, and fabrication costs. A variety of alternatives to traditional information processing devices have been proposed, boosting new scientific research in semiconductor principles and technologies [1]. In this frame, memristors—or resistive switching

IntechOpen

© 2018 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

materials, as the two terms identify the same switching behavior [2, 3]—were identified as valuable candidates for alternative nanoelectronic devices [4–7], with particular reference to nonvolatile memories and neuromorphic applications.

Indeed, several oxides are capable of resistive switching, that is, their resistance can be switched through a suitable voltage pulse between at least two different values – a high resistance state, HRS, also addressed as OFF state, and a low one, LRS, identified as ON state, by operations of "set" (OFF-ON) and "reset" (ON-OFF). Among them, SiO₂ [8, 9], TiO₂ [3], HfO₂ [10] and Ta₂O₅ [11] are the most studied.

Oxide properties—thickness, composition, stoichiometry and defectiveness—are crucial to determine whether it shows memristive properties, and the values of main switching parameters. Hence, the production technique plays a major role, as in turn it determines oxide characteristics; yet, the most commonly employed oxide synthesis/deposition techniques imply high investment costs and rather long deposition times to achieve satisfactory results.

We here present and summarize current knowledge on the growth of oxides with resistive switching capability by anodic oxidation, a low-cost electrochemical technique that may find a new niche of application in the production of memristive metal oxides. In Paragraph 2, the principles of anodic oxidation are described to highlight the typical oxide characteristics that can be achieved. The discussion will be limited to thin oxide layers, and no reference will be made to thicker ceramic oxides produced in sparking regime, as they are not pertinent to the present application [12]. Paragraph 3 provides a comparison of the characteristics of different metal oxides that show memristive properties, focusing on those that can be obtained by anodic oxidation, and then specifically focuses on anodic oxides. Finally, in Paragraph 4, the potential application of these materials in neuromorphic computing is discussed.

2. Anodic oxidation

Generally speaking, Ti, Hf, Ta, Zr and, valve metals are potential candidates to be anodized. Anodic oxidation is an electrochemical technique that allows to grow nanometric oxide films at a metal surface, with controlled chemical composition, structure and thickness that are defined by properly choosing the relevant electrochemical parameters—cell voltage, electrolytic solution, process time [13–15].

The technique consists of polarizing the metal by imposing a current flow between the specimen and a counterelectrode immersed in a suitable electrolyte. Metal atoms are oxidized to cations, which progressively combine with oxygen (or oxygen-containing) anions from the electrolyte to form an oxide layer that deposits on the metal surface. It is both an inward and outward growth mechanism, with a slight predominance of O^{2–} charge carriers transport across the oxide to reach the metal surface where metal cations are produced, owing to the higher mobility of oxygen anions with respect to metal cations [14]. Given a determined metal or metal alloy, oxide characteristics are then determined by the set of anodizing parameters: electrolytic solution composition, concentration and temperature; feeding voltage; method of voltage application (galvanostatic, potentiostatic, potential ramp). Two main classes of anodic oxides are of interest to obtain memristive behavior and will be described in the following, namely, compact thin films and nanotubular films; the switching behavior of anodic oxides will be addressed in Section 3.3.

2.1. Thin compact films

Ion migration that allows oxide growth during anodizing takes place in a solid film tens, or hundreds, of nanometers thick; therefore, it is associated with very high electric fields, in the order of 10⁷ V/cm. To achieve such conditions, current densities of some tens or hundreds of A/m² are used, and cell voltages to produce thin compact films are between 10 and 100 V [12, 16]. A very large number of electrolytes can be employed, from diluted acids to neutral salts, to alkaline solutions [17–19]. Such oxides generally show an amorphous, or predominantly amorphous, structure, especially at low voltages, where only some non-stoichiometric crystal phases like Magnéli phases may appear.

Oxide thickness increases linearly with applied cell voltage: anodizing ratios are in the range of 2 ± 0.5 nm/V depending on metal composition, electrolyte and growth mode—either gal-vanostatic or with potential ramp [12, 17–19]. The thicker the oxide already formed, the more onerous its further thickening: indeed, at growing voltages—and hence oxide thicknesses— other parasitic processes may kick in, consuming part of the current supplied to the electrode. As a consequence, if the amount of charge employed in the process is used to estimate oxide thickness by coulometry [20, 21], the so-calculated thickness is affected by parasitic reactions, since a portion of current is dissipated, mostly in oxygen evolution, to an increasing extent with increasing cell voltage (**Figure 1**) [19, 20]. Most of research studies on the growth of thin films by anodic oxidation refer to titanium and its alloys and to aluminum [12–14, 22–25], given their relevance in already mature industrial applications. Some works are also proposed on other metals, such as zirconium, niobium, hafnium; yet, they generally focus on the obtaining of high specific surface area morphologies, such as nanotubes [26], which are described in next paragraph.



Figure 1. Thickness versus voltage curve of a typical galvanostatic anodic oxidation process performed in acid electrolyte: Measured oxide thickness grows linearly with voltage, while coulometry exponentially overestimates thickness due to parasitic reactions.

2.2. Nanotubular films

In the presence of aggressive species that are capable of localized dissolution of the growing oxide, nanotubular films can be grown, as shown in **Figure 2**. The peculiar morphology is associated with the simultaneous electrochemical growth of the oxide and its chemical dissolution operated by fluoride ions or, less frequently, other halogen ions. To achieve the formation of a nanotubular layer, a potentiostatic process is applied, where the chosen cell voltage—in the range 20–120 V—is maintained constant for various times, from few minutes to few hours [27, 28].

These nanostructures are usually developed on valve metals for applications in fields where an enhanced specific surface area is required, that is, in photocatalysis, photovoltaics, hydrogen production and sensing, where having the largest possible number of active sites of the oxide able to interact with the surrounding environment increases the material functional efficiency [27, 28]. Nevertheless, resistive switching capabilities were identified also in these nanostructures, as will be discussed in detail in Section 3.3.



Figure 2. Top and cross-section view of TiO_2 nanotubes grown by anodic oxidation of the titanium substrate in organic electrolytes. Adapted with permission from Ref. [29].

3. Memristive metal oxides

3.1. General considerations and parameters of interest

Different switching mechanisms are observed in metal oxides—and even other mechanisms are envisioned for other materials, such as chalcogenides or polymers, which we will not refer to:

• the drift of oxide lattice defects, mostly oxygen vacancies, with consequent change in oxide valence, either localized on a restricted area called filament (**Figure 3**), or distributed over the whole area following an interface model (valence change mechanism, VCM);

- a change in stoichiometry induced by heating (thermochemical mechanism, TCM);
- the formation of conductive filaments by migration of ions from an active electrode metal and their deposition at the counterelectrode (electrochemical metallization mechanism, ECM, also called conductive bridge, CB) under the applied electrical field [4].

The most easily occurring switching mechanisms common to all metal oxides are VCM and ECM. Yet, mixed filamentary switching mechanisms, both by electrode ions migration and metal oxide reduction due to vacancies migrations, have been observed in the literature, as shown in **Figure 4**, where the two filament formation mechanisms are described [31]. Given the wide variety and complexity of switching mechanisms observed, we suggest to refer to specific reviews for a detailed explanation of the physics behind specific resistive switching mechanisms in memristive oxides [4, 32–34].

As already mentioned in the Introduction section, resistive switching implies the modification of the metal oxide of interest from a high resistance state (HRS) to a low resistance one (LRS), and vice versa (**Figure 4**). Conventionally, a set event is described as the switch from HRS to LRS, while reset, that is, restoring the initial high resistance of the oxide, causes the passage from LRS to HRS. Both events are driven by an electrical input, and more specifically by the application of a voltage. If set and reset require the application of reverse polarity, then the switching is defined bipolar, while in unipolar switching, the direction of change in resistance state depends on voltage amplitude, not on its polarity. Yet, materials usually do not show immediately a switching behavior: a first stage called electroforming is required, operated at higher voltages, which triggers the material switching ability, making subsequent cycles easier and occurring at lower voltages [35, 36]. Indeed, reset operations only allow to recover and redistribute defects (vacancies, electrode metal ions) at the oxide-electrode interface, while a conductive path remains pre-set in the inner part of the oxide [5, 37].



Figure 3. Schematic diagram for the mechanism of resistive switching in Pt/ZnO/Pt devices. (a) the migration of oxygen vacancies toward the cathode (oxygen ions (O^{2-}) toward the anode) and rearrangement of Zn-dominated ZnO_{1-x} leads to the formation of a conductive filament (b). (c) the rupture of the filament by joule heating. Owing to the migration of oxygen ions, the ReRAM resets back to the off state. Reprinted with permission from Ref. [30].



Figure 4. Four different operation modes for cu/ZnO/Pt in which the resistive switching originates from the formation and rupture/annihilation of (a) Cu, (b) Zn filaments. The insets schematically show filament evolution processes. Adapted with permission from Ref. [31].

The voltage applied in the electroforming step is larger than that needed in set/reset operations (**Figure 4**): the electroforming voltage in many cases is as high as a few volts and linearly dependent on oxide thickness [38–40]. Efforts are being made to produce forming-free devices; unfortunately, this is most often obtained by decreasing film thickness, which at the same time increases its defectiveness, reducing device reliability. The voltages that are required to operate the device are relevant as well: the key parameters are the write voltage, $V_{wr'}$ and the read voltage, $V_{rd'}$ which determine the entity of the signals required during the whole device operation. The write voltage is less dependent—in some cases even independent—on oxide thickness, as it only needs to recreate the conductive region at the oxide-electrode interface, and should be in the order or few hundred mV to allow good device efficiency and low energy consumption, while the read voltage is usually one order of magnitude lower to avoid possible undesired changes of resistance state during read operations.

When describing and comparing materials with memristive capabilities, another fundamental parameter is the R_{off}/R_{on} ratio, that is, the ratio between material resistance in the HRS vs. LRS, which gives an indication on the efficiency and robustness of switching. Indeed, although ratios of few units are theoretically sufficient to operate a device, a R_{off}/R_{on} ratio higher than 10 is generally recommended, to avoid uncertainties in read operations and improve reliability [4].

Another important touchstone parameter is endurance, that is, the number of cycles applicable to the material without loss of switch and no (or better, limited) decay of R_{off}/R_{on} ratio.

One last characteristic can play a major role, especially in neuromorphic computing, that is, the possibility to achieve multilevel storage, which makes the difference between binary and analog switching. This can be achieved either by multiple resistance states [41–44] or by encoding information not only in the conductive filament size, which rules resistivity, but also in its orientation through complementary switching [45, 46]. These aspects will be addressed in Paragraph 4.

3.2. Dependence of switching behavior on metal oxide characteristics

As anticipated, this section compares the switching behavior of metal oxides that hold an interest in the frame of anodic oxidation, that is, the discussion is focused on oxides of metals that are liable to anodizing. These include titanium, niobium, tantalum, hafnium, and zirconium. Oxides are often indicated as $TiO_{2-x'}$ NbO_{x'} TaO_{x'} HfO_{2-x'} ZrO_{2-x} to take non-stoichiometry into account.

On these metal oxides, either filamentary switching or interfacial valence change has been observed, depending on oxide composition, production method, and metal electrode composition. Interestingly, a unified model was proposed: to be integrated in CMOS technology, feature size will be decreased more and more, until reaching the actual size of a filamentary conduction path—which would then occupy the whole component area [34].

When the formation of oxygen vacancies (or metal precipitates) filaments is involved, the localized current percolation path preferentially locates at grain boundaries or lattice inhomogeneities, as revealed by C-AFM and TEM measurements reported in several works (see for instance [47–49]) and represented in **Figure 5**. Moreover, multiple resistance states can be obtained and explained by considering two directional movements of vacancies: from one electrode to the other, crossing the whole oxide thickness, to generate the filament; and a lateral one, to increase filament size or create new filaments [50, 51]. From a material point of view, multiple states can be seen as a gradual increase in non-stoichiometry. As an example, for TiO₂, the memristive behavior is generally ascribed to the movement of vacancies that gradually create an oxygen depleted layer with composition TiO_{2-x'} which gains conductivity for x > 1.5 [52], hence the higher the quantity of vacancies formed, the wider the area that reaches low resistance conditions, which allows a gradual change in LRS that can be exploited to produce multistate devices.

Yet, grain boundaries and other structural inhomogeneities related to crystalline oxide structures may strongly affect actual device performances: in fact, grain boundaries not only make switching easier, as abovementioned, but also cause a decrease in R_{off}/R_{on} ratio, plus they alter performance evaluation with respect to single crystal devices of envisioned nanometric size. Hence, amorphous layers are often preferred, given their enhanced reproducibility and



Figure 5. A series of in situ TEM images clipped from the video. (a) At the start of recording, the ZnO was in the initial state. (b) When voltage was applied, the contrast of ZnO enhanced near both electrodes. (c) A conical-shaped filament generated near the top electrode. The white dashed line highlights the filament. The specimen was still in the high-resistance state. (d) The columnar filament passed through the ZnO film connecting the top and bottom electrodes. Adapted with permission from Ref. [30].

better long term stability with respect to polycrystalline ones: these properties, ascribed to the material structural homogeneity, nicely match with an easier production with respect to single crystal oxides [53–55].

More recently, low-cost processes have been successfully employed to produce resistive switching oxides, including solution processing—sol-gel, hydrothermal synthesis—and electrochemical techniques, both electrodeposition and anodic oxidation. The former set of techniques has the advantage of producing oxides free of substrate, hence they can be deposited on any substrate, including flexible ones [56–58]. Production of the oxides generally involves mild temperatures and ambient pressures in case of sol-gel [57, 59–62], or the use of a pressurized vessel, specific for hydrothermal treatments [63–65], which in all cases represent low-cost alternatives to low pressure, high-temperature chemical or physical deposition processes.

On the other hand, the absence of a substrate implies an immobilization step—which can be performed by drop-coating, inkjet printing, and other methods—that may introduce a further level of inhomogeneity in the final device properties. Indeed, oxide particles need to be dispersed in a proper solvent, which must then be completely removed: defects such as porosities due to solvent removal, or even residual solvent may then arise. To improve homogeneity, often multiple deposition steps are performed, which increases overall film thickness and consequently electroforming voltage [59], while oxygen or argon plasma etching can be employed to introduce oxygen vacancies in the as-deposited materials, hence reducing electroforming voltages or even eliminating the need for this step [60, 66–68]. The possibility of applying multiple coating steps also opens the way to sol-gel processed double-layer structures [69], which brings potential benefits that span from increased endurance to reduced power consumption [44, 70–72]. For instance, in TiO₂-based memristors oxygen vacancies migration can lead to oxygen gas evolution at the anode, which irreversibly compromises the oxide stoichiometry: the presence of a blocking layer can act as sink of oxygen ions and limit currents involved, avoiding oxide breakdown [3, 73, 74].

Concerning the switching type, both unipolar and bipolar switching can be observed within the same material [75, 76]: which of the two is operating can be associated at a first approximation with different reset processes, being thermal dissolution the prevailing one for unipolar behavior, and ionic migration responsible for bipolar switching ([5] and references therein: [77–79]).

3.3. Anodic oxides showing memristive behavior

The choice of anodic oxidation to produce memristive elements is driven by a number of benefits over current technologies, first of all its low cost, non-vacuum and low-temperature characteristics. Moreover, it allows to produce amorphous oxides with nonstoichiometric composition [14, 49, 80], that is, already containing a non-negligible amount of oxygen vacancies, and characterized by higher density compared with sputtered films, where residual porosity is intrinsic to the production technique [81]. Eventually, anodizing allows fast oxide growth: to obtain a metal oxide few tens of nanometers thick, the general duration of an anodizing process is in the order of few seconds, and it can be performed with a relatively

low power equipment (voltage scale 0–30 V, current scale 0–100 mA) in a neutral solution of non-aggressive salts [17]. Another advantage is the possibility to use the same metal substrate as a back-end material, that is, one of the two electrodes is intrinsically integrated in the component. Currently, the biggest drawback that limits applications of anodic oxidation is the minimum device size: the technique is generally employed on full surfaces, thus not allowing the growth of space-confined nanometric or sub-micrometric pads, and the only method to reduce the size of the anodized spot is to apply insulating masks that avoid electronic contact of the metal with the electrolyte.

Keeping in mind these important general features, we here summarize current research on anodic oxides showing memristive characteristics.

The first indication of anodic oxides presenting memristive behavior was recorded on titanium oxides grown in a water-glycerol-based ammonium fluoride solution at 30 V. No clear morphological characterization of the oxide is made; yet, although the presence of fluorides may indicate typical conditions of nanotubes production, the short anodizing times applied allow to presume the growth of a compact oxide, some tens of nanometers thick. Interestingly, annealing has a detrimental effect on the memristive behavior. This is ascribed to the exceeding formation of oxygen vacancies that creates ohmic contacts; in addition, annealing is known to induce crystallization in anodic oxides which—in the anodizing conditions considered—would show amorphous structure in the as-prepared state [82]. This may have as well a role in the degradation of resistive switching. Other compact oxide films showing memristive behavior were then grown on titanium as well as on niobium and tantalum: anodizing in diluted phosphoric acid at 25 V, corresponding to an oxide thickness of approximately 60 nm, was found to allow the achievement of the best switching behavior [83].

The cited works all based their considerations on macroscale samples. A nanoscale characterization of anodic titanium oxides was performed by means of conductive atomic force microscopy (C-AFM), which allowed to assess the electrical properties of nanometer-size spots on the oxide surface: results indicated that oxide properties are far from being homogeneous, with resistive switching spots embedded in a nonconductive matrix and located mostly at grain boundaries [49]. More recently, efforts were made in the direction of producing real devices and testing the material at the microscale. Anodizing was performed on tantalum [81] and on titanium [84] metallic films deposited on glass, in borate buffer solution or in diluted phosphoric acid, respectively, at cell voltages of 5–20 V. Micrometer-size conductive metal pads (either Pt or Cu) were then deposited by lithography, allowing better characterization of the devices, which also included endurance evaluation.

In all abovementioned cases, the anodic oxides showed parameters compatible with requirements identified for resistive switching materials: high R_{off}/R_{on} ratio (> 10, with best values in the order of 80), set/reset values lower than 1 V and possibility to obtain multilevel switching [81]. Moreover, in several works, the oxides produced were electroforming-free: this can be ascribed to the anodic oxidation process itself, which is known to generate non-stoichiometric oxides, therefore the content of oxygen vacancies natively present in the oxide is already sufficient to produce the switching [49, 83, 84]. In this respect, metal electrode ions injection has also been proposed as a possible mechanism for the onset of switching, which would indicate the establishing of a CB mechanism [81]. Nevertheless, proofs of the actual onset of a VCM are provided through the observation of switching with C-AFM measurements, where no top electrode is present: analyses have been conducted both on the top surface of the anodic oxide [49], and on a lateral device, where no electrode metals are available [85].

Memristive nanotubes were also produced on titanium [86–88]. In these cases, either longer anodizing times (hours) and/or higher voltages (up to 120 V) are required, and thicker oxides, some hundreds of nanometers thick, are achieved. Yet, the limited adherence and mechanical stability of these oxides compared with compact ones, and the higher thickness introduced, make them less appealing for real applications.

4. Applications in neuromorphic computing

Recent implementations of emerging computing capabilities leverage on the capability offered by non-volatile memory (NVM) storage and information processing. Two main approaches have been proposed:

- Hybrid logic/memory integration: the logic and the memory layers are implemented in two different substrates or levels, typically an Application Specific Integrated Circuit (ASIC) is developed to emulate artificial neuron functionality while memory layers are integrated either on a separate chip or occupy a separated area. The main advantage lies in the improved communication bandwidth between the different logic and memory layers.
- Logic-in-memory: memory elements are distributed in a circuit to play a role in the realization of the logic operations, aiming both at ultra-low power and highly expressive logic circuits. Thus, general-purpose computation functions can be implemented by configuring non-volatile switches. NVMs are naturally suited for performing implication logic instead than standard logic. Recently, stateful logic operations, for which memristor devices work as gates and latches that use resistance as a physical state variable, have been demonstrated [89].

Energy efficiency benefits of array computing have also been demonstrated with various technologies (including spin-torque oscillators) in relatively small-scale circuits. For example, in [89], a data clustering algorithm mapped to a memristive array was demonstrated. In [90], the FPAA architecture was used to implement neuronal array-based sparse coding, applicable in the early stages of visual processing. Furthermore, integration of memristors and an FPAA circuit was demonstrated in small scale in [91]. Cognitive computing algorithms, which can be mapped to array processing/associative memory architectures, have also been described [92–94]. However, hardware architectures and design tools to realize these algorithms energyefficiently on a relevant scale do not currently exist.

The challenge in the application of memristor technology for large-scale memory-based computing architectures is the development of new physical device models for memristor devices and analyzes the adaptation of algorithms with respect to device variation and scalability. Since the discovery of memristive behavior at the nanoscale at Hewlett Packard laboratories in 2008, the scientific community has devoted a large deal of efforts to derive suitable models that capture the nonlinear dynamics of memristors. Pickett's model is a reference model that is well suited for describing the physical mechanisms at the origin of memristor dynamics. Simplified versions aiming at fitting the behavior of Pickett's model are the TEAM and V-TEAM models, Biolek's model and the boundary condition model for a comprehensive review [95]. It is worth noting that such models are not oriented toward nonlinear circuit synthesis. In order to effectively analyze the dynamic behavior of memristors, and also in view of their simulation and emulation, it is fundamental to develop circuit memristor models, that is, models obtained by interconnecting basic nonlinear blocks. This will be pursue along the lines of the general method for device modeling in [96] and exploiting recent techniques for the identification of switching and PWA (piece-wise-affine) systems.

There is an increasing interest in the implementation of oscillators using nanoscale devices as memristors. As remarked in [97], a source of controllable chaotic behavior that can be implemented by a single scalable electronic device and incorporated into a neural-inspired circuit may be an essential component of future computational systems. In this framework, the memristor is required to display a quasi-static voltage-current characteristic with a negative differential resistance (NDR). Various classes of relaxation oscillators displaying a tunable range of periodic and chaotic self-oscillations have been implemented during recent years and their importance in neuromorphic applications, such as pattern recognition and signal processing tasks in real time, have been demonstrated. They can also be used as core devices with a rich variety of nonlinear dynamics within the framework of reservoir computing architectures. Work so far has been mainly based on experimental and phenomenological observations of oscillations and complex phenomena, while a circuit model and a clear analytic understanding of the underlying nonlinear dynamics and bifurcations is basically missing. Recently, a new method, named Flux-Charge Analysis Method (FCAM), has been developed to effectively analyze a wide class of nonlinear circuits containing ideal memristors in the flux-charge domain [98]. FCAM permits to bring back the dynamic analysis to that of a lower-order circuit, with respect to that in the standard voltage-current domain, using flux and charge as state variables. This enables to obtain a clear picture of the dynamical behavior displayed by memristor circuits. In particular, some peculiar aspects, such as the presence of invariant manifolds and the coexistence of different dynamics for the same set of (fixed) circuit parameters, are singled out. Also, it is possible to assess the presence of a new interesting phenomenon of bifurcations which emerge without changing the system parameters, namely, bifurcations due to changing the initial conditions for the state variables for a fixed set of circuit parameters (BWP) [99]. Using FCAM, the dynamics of classes of oscillators and chaotic circuits with ideal memristors have been deeply analyzed assessing the occurrence of Hopf and period-doubling BWPs and quite rich complex dynamics. In addition, it has been shown that FCAM can be combined with techniques, such as the harmonic balance method citare, to effectively analyze and control such BWPs. Moreover, by suitably exploiting BWPs, it turned out that different chaotic dynamics in a class of Chua's oscillators can be programmed by means of suitable current or voltage pulses [100]. Synchronization aspects in arrays of coupled oscillators have been analyzed as well [101].

5. Conclusions

We here provided an overview of the typical oxide materials used to produce memristive devices and of their switching behavior. With specific reference to anodic oxides, their potential as switching components has been demonstrated, and the possibility to have an easy control over their thickness and composition with excellent repeatability is particularly appealing for the specific application envisioned. Yet, some open issues can be identified in this frame, namely, the downscaling of oxide area, and related problems of technological transfer at the sub-micrometric scale, and the verification of compatibility of such electrochemical wet process with CMOS fabrication.

Acknowledgements

The authors would like to acknowledge the financial support of Fondazione Cariplo and Regione Lombardia, project ProACTIV-MOX—PROmoting research on AnodiC memrisTIVe Metal OXide films for nanoelectronics.

Conflict of interest

The authors declare no conflict of interest.

Author details

Andrea Brenna¹, Fernando Corinto², Seyedreza Noori¹, Marco Ormellese¹, MariaPia Pedeferri¹ and Maria Vittoria Diamanti^{1*}

*Address all correspondence to: mariavittoria.diamanti@polimi.it

1 Department of Chemistry, Materials and Chemical Engineering, Politecnico di Milano, "Giulio Natta", Milan, Italy

2 Department of Electronics and Telecommunications, Politecnico di Milano, Torino, Italy

References

- [1] ITRS-2013 Executive Summary.pdf; 2013
- [2] Chua L. Resistance switching memories are memristors. Applied Physics A: Materials Science & Processing. 2011;102:765-783
- [3] Gale E. TiO₂-based memristors and ReRAM: Materials, mechanisms and models (a review). Semiconductor Science and Technology. 2014;29:104004

- [4] Waser R, Dittmann R, Staikov G, Szot K. Redox-based resistive switching memories -Nanoionic mechanisms, prospects, and challenges. Advanced Materials. 2009;21:2632-2663
- [5] Wong HSP, Lee HY, Yu S, Chen YS, Wu Y, Chen PS, et al. Metal-oxide RRAM. Proceedings of the IEEE. 2012;100:1951-1970
- [6] Sahoo S, Prabaharan SRS. Nano-ionic solid state resistive memories (re-RAM): A review. Journal of Nanoscience and Nanotechnology. 2017;17:72-86
- [7] Ielmini D. Resistive switching memories based on metal oxides: Mechanisms, reliability and scaling. Semiconductor Science and Technology. 2016;**31**:063002
- [8] Chen W, Tappertzhofen S, Barnaby HJ, Kozicki MN. SiO₂ based conductive bridging random access memory. Journal of Electroceramics. 2017;39:109-131
- [9] Chen X, Wang H, Sun G, Ma X, Gao J, Wu W. Resistive switching characteristic of electrolyte-oxide-semiconductor structures. Journal of Semiconductors. 2017;**38**:084003
- [10] Covi E, Brivio S, Serb A, Prodromakis T, Fanciulli M, Spiga S. HfO₂-based memristors for neuromorphic applications. In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS). 2016. pp. 393-396
- [11] Lee M-J, Lee CB, Lee D, Lee SR, Chang M, Hur JH, et al. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta₂O_{5-x}/TaO_{2-x} bilayer structures. Nature Materials. 2011;10:625-630
- [12] Diamanti MV, Garbagnoli P, Del Curto B, Pedeferri MP. On the growth of thin anodic oxides showing interference colors on valve metals. Current Nanoscience. 2015;11:307-316
- [13] Diamanti MV, Ormellese M, Pedeferri M. Application-wise nanostructuring of anodic films on titanium: A review. Journal of Experimental Nanoscience. 2015;10:1285-1308
- [14] Vanhumbeeck J-F, Proost J. Current understanding of Ti anodisation: Functional, morphological, chemical and mechanical aspects. Corrosion Reviews. 2009;27:117-204
- [15] Lohrengel MM. Thin anodic oxide layers on aluminium and other valve metals: High field regime. Materials Science & Engineering R: Reports. 1993;11:243-294
- [16] Diamanti MV, Pedeferri MP. Effect of anodic oxidation parameters on the titanium oxides formation. Corrosion Science. 2007;49:939-948
- [17] Diamanti MV, Pozzi P, Randone F, Del Curto B, Pedeferri M. Robust anodic colouring of titanium: Effect of electrolyte and colour durability. Materials and Design. 2016;90:1085-1091
- [18] Sul Y-T, Johansson CB, Jeong Y, Albrektsson T. The electrochemical oxide growth behaviour on titanium in acid and alkaline electrolytes. Medical Engineering & Physics. 2001;23:329-346
- [19] Delplancke J-L, Degrez M, Fontana A, Winand R. Self-colour anodizing of titanium. Surface Technology. 1982;16:153-162
- [20] Diamanti MV, Spreafico FC, Pedeferri MP. Production of anodic TiO₂ Nanofilms and their characterization. Physics Procedia. 2013;40:30-37

- [21] Schneider M, Langklotz U, Michaelis A. Thickness determination of thin anodic titanium oxide films-a comparison between coulometry and reflectometry. Surface and Interface Analysis. 2011;43:1471-1479
- [22] Aladjem A. Anodic oxidation of titanium and its alloys. Journal of Materials Science. 1973;8:688-704
- [23] Kowalski D, Kim D, Schmuki P. TiO₂ nanotubes, nanochannels and mesosponge: Selforganized formation and applications. Nano Today. 2013;8:235-264
- [24] Thompson GE. Porous anodic alumina: Fabrication, characterization and applications. Thin Solid Films. 1997;297:192-201
- [25] Poinern GEJ, Ali N, Fawcett D. Progress in nano-engineered anodic aluminum oxide membrane development. Materials. 2011;4:487-526
- [26] Tsuchiya H. Advanced materials design by electrochemical approach: Self-organizing anodization. In: Progress in Advanced Structural and Functional Materials Design. Tokyo: Springer; 2013. pp. 127-136
- [27] Lee K, Mazare A, Schmuki P. One-dimensional titanium dioxide nanomaterials: Nanotubes. Chemical Reviews. 2014;114:9385-9454
- [28] Ghicov A, Schmuki P. Self-ordering electrochemistry: A review on growth and functionality of TiO₂ nanotubes and other self-aligned MOx structures. Chemical Communications. 2009:2791
- [29] Serikov TM, Ibrayev NK, Gladkova VK. Synthesis and investigation of the geometric characteristics of titanium dioxide nanotubes. IOP Conference Series: Materials Science and Engineering. 2015;81:012121
- [30] Chen J-Y, Hsin C-L, Huang C-W, Chiu C-H, Huang Y-T, Lin S-J, et al. Dynamic evolution of conducting nanofilament in resistive switching memories. Nano Letters. 2013;13:3671-3677
- [31] Xu D, Shangguan XN, Wang SM, Cao HT, Liang LY, Zhang HL, et al. Coexistence of two types of metal filaments in oxide memristors. AIP Advances. 2017;7:025102
- [32] Waser R, Aono M. Nanoionics-based resistive switching memories. Nature Materials. 2007;6:833-840
- [33] Sawa A. Resistive switching in transition metal oxides. Materials Today. 2008;11:28-36
- [34] Akinaga H, Shima H. Resistive random access memory (ReRAM) based on metal oxides. Proceedings of the IEEE. 2010;98:2237-2251
- [35] Joshua Yang J, Miao F, Pickett MD, Ohlberg DAA, Stewart DR, Lau CN, et al. The mechanism of electroforming of metal oxide memristive switches. Nanotechnology. 2009;20:215201
- [36] Amer S, Hasan MS, Rose GS. Analysis and modeling of electroforming in transition metal oxide-based memristors and its impact on crossbar array density. IEEE Electron Device Letters. 2018;39:19-22

- [37] Park G-S, Kim YB, Park SY, Li XS, Heo S, Lee M-J, et al. *In situ* observation of filamentary conducting channels in an asymmetric Ta₂O_{5-x}/TaO_{2-x} bilayer structure. Nature Communications. 2013;4:2382
- [38] Inoue IH, Yasuda S, Akinaga H, Takagi H. Nonpolar resistance switching of metal/ binary-transition-metal oxides/metal sandwiches: Homogeneous/inhomogeneous transition of current distribution. Physical Review B. 2008;77:035105
- [39] Lee SB, Yoo HK, Kang BS. Forming process of unipolar resistance switching in Ta₂O_{5-x} thin films. Current Applied Physics. 2013;13:1172-1174
- [40] Ito D, Hamada Y, Otsuka S, Shimizu T, Shingubara S. Oxide thickness dependence of resistive switching characteristics for Ni/HfOx/Pt resistive random access memory device. Japanese Journal of Applied Physics. 2015;54:06FH11
- [41] Lee T-W, Nickel JH. Memristor resistance modulation for analog applications. IEEE Electron Device Letters. 2012;33:1456-1458
- [42] Greenlee JD, Calley WL, Moseley MW, Doolittle WA. Comparison of interfacial and bulk ionic motion in analog memristors. IEEE Transactions on Electron Devices. 2013;60:427-432
- [43] Serrano-Gotarredona T, Masquelier T, Prodromakis T, Indiveri G, Linares-Barranco B. STDP and STDP variations with memristors for spiking neuromorphic learning systems. Frontiers in Neuroscience. 2013;7:2
- [44] Stathopoulos S, Khiat A, Trapatseli M, Cortese S, Serb A, Valov I, et al. Multibit memory operation of metal-oxide bi-layer memristors. Scientific Reports. 2017;7:17532
- [45] Ielmini D, Ambrogio S, Balatti S. Resistive switching in metal oxides: From physical modeling to device scaling. ECS Transactions. 2013;58:165-173
- [46] Balatti S, Larentis S, Gilmer DC, Ielmini D. Multiple memory states in resistive switching devices through controlled size and orientation of the conductive filament. Advanced Materials. 2013;25:1474-1478
- [47] Bersuker G, Gilmer DC, Veksler D, Yum J, Park H, Lian S, et al. Metal oxide RRAM switching mechanism based on conductive filament microscopic properties. In: 2010 International Electron Devices Meeting; 2010. pp. 19.6.1-19.6.4
- [48] Privitera S, Bersuker G, Butcher B, Kalantarian A, Lombardo S, Bongiorno C, et al. Microscopy study of the conductive filament in HfO₂ resistive switching memory devices. Microelectronic Engineering. 2013;109:75-78
- [49] Diamanti MV, Souier T, Stefancich M, Chiesa M, Pedeferri MP. Probing anodic oxidation kinetics and nanoscale heterogeneity within TiO₂ films by conductive atomic force microscopy and combined techniques. Electrochimica Acta. 2014;129:203-210
- [50] Yoon KJ, Lee MH, Kim GH, Song SJ, Seok JY, Han S, et al. Memristive tri-stable resistive switching at ruptured conducting filaments of a Pt/TiO₂/Pt cell. Nanotechnology. 2012;23:185202

- [51] Salaoru I, Khiat A, Li Q, Berdan R, Papavassiliou C, Prodromakis T. Origin of the OFF state variability in ReRAM cells. Journal of Physics D: Applied Physics. 2014;47:145102
- [52] Waser R, Baiatu T, Härdtl K-H. Dc electrical degradation of perovskite-type titanates: I, ceramics. Journal of the American Ceramic Society. 1990;73:1645-1653
- [53] Govoreanu B, Kar GS, Chen YY, Paraschiv V, Kubicek S, Fantini A, et al. 10×10 nm² Hf/HfO_x crossbar resistive RAM with excellent performance, reliability and low-energy operation. In: 2011 International Electron Devices Meeting; 2011. pp. 31.6.1-31.6.4
- [54] Mähne H, Berger L, Martin D, Klemm V, Slesazeck S, Jakschik S, et al. Filamentary resistive switching in amorphous and polycrystalline Nb₂O₅ thin films. Solid-State Electronics. 2012;72:73-77
- [55] Parreira P, Paterson GW, McVitie S, MacLaren DA. Stability, bistability and instability of amorphous ZrO₂ resistive memory devices. Journal of Physics D: Applied Physics. 2016;49:095111
- [56] Kim S, Choi Y-K. Resistive switching of aluminum oxide for flexible memory. Applied Physics Letters. 2008;92:223508
- [57] Gale E, Pearson D, Kitson S, Adamatzky A, de Lacy Costello B. The effect of changing electrode metal on solution-processed flexible titanium dioxide memristors. Materials Chemistry and Physics. 2015;162:20-30
- [58] Tedesco JL, Stephey L, Hernández-Mora M, Richter CA, Gergel-Hackett N. Switching mechanisms in flexible solution-processed TiO₂ memristors. Nanotechnology. 2012;23: 305206
- [59] Prusakova V, Armellini C, Carpentiero A, Chiappini A, Collini C, Dirè S, et al. Morphologic, structural, and optical characterization of sol-gel derived TiO₂ thin films for memristive devices: Morphologic, structural, and optical characterization of sol-gel derived TiO₂ thin films for memristive devices. Physica Status Solidi C: Current Topics in Solid State Physics. 2015;**12**:192-196
- [60] Prusakova V, Collini C, Nardi M, Tatti R, Lunelli L, Vanzetti L, et al. The development of sol-gel derived TiO₂ thin films and corresponding memristor architectures. RSC Advances. 2017;7:1654-1663
- [61] Abunahla H, Jaoude MA, O'Kelly CJ, Mohammad B. Sol-gel/drop-coated micro-thick TiO₂ memristors for γ-ray sensing. Materials Chemistry and Physics. 2016;184:72-81
- [62] Gale E, Mayne R, Adamatzky A, de Lacy Costello B. Drop-coated titanium dioxide memristors. Materials Chemistry and Physics. 2014;143:524-529
- [63] Yu Z, Qu X, Yang W, Peng J, Xu Z. Hydrothermal synthesis and memristive switching behaviors of single-crystalline anatase TiO₂ nanowire arrays. Journal of Alloys and Compounds. 2016;688:294-300
- [64] Yu Z, Qu X, Yang W, Peng J, Xu Z. A facile hydrothermal synthesis and memristive switching performance of rutile TiO₂ nanowire arrays. Journal of Alloys and Compounds. 2016;688:37-43
- [65] Dongale TD, Shinde SS, Kamat RK, Rajpure KY. Nanostructured TiO₂ thin film memristor using hydrothermal process. Journal of Alloys and Compounds. 2014;593:267-270
- [66] Aznilinda Z, Herman SH, Ramly MM, Raudah AB, Rusop M. Memristive behavior of plasma treated TiO₂ thin films. International Journal of Automotive and Mechanical Engineering. 2013;8:1339-1347
- [67] Chand U, Huang C-Y, Jieng J-H, Jang W-Y, Lin C-H, Tseng T-Y. Suppression of endurance degradation by utilizing oxygen plasma treatment in HfO₂ resistive switching memory. Applied Physics Letters. 2015;106:153502
- [68] Lai Y, Qiu W, Zeng Z, Cheng S, Yu J, Zheng Q. Resistive switching of plasma-treated zinc oxide nanowires for resistive random access memory. Nanomaterials. 2016;6:16
- [69] Prusakova V, Collini C, Lunelli L, Vanzetti L, Chiappini A, Lorenzelli L, et al. Towards low voltage resistive switch in sol-gel derived TiO₂/Ta₂O₅ stack thin films. Materials and Design. 2016;**105**:359-365
- [70] Siles PF, de Pauli M, Bof Bufon CC, Ferreira SO, Bettini J, Schmidt OG, et al. Tuning resistive switching on single-pulse doped multilayer memristors. Nanotechnology. 2013;24:035702
- [71] Xiao M, Musselman KP, Duley WW, Zhou YN. Reliable and low-power multilevel resistive switching in TiO 2 Nanorod arrays structured with a TiO seed layer. ACS Applied Materials & Interfaces. 2017;9:4808-4817
- [72] Bousoulas P, Asenov P, Karageorgiou I, Sakellaropoulos D, Stathopoulos S, Tsoukalas D. Engineering amorphous-crystalline interfaces in TiO_{2-x}/TiO_{2-y} -based bilayer structures for enhanced resistive switching and synaptic properties. Journal of Applied Physics. 2016;**120**:154501
- [73] Zhang H, Aslam N, Reiners M, Waser R, Hoffmann-Eifert S. Atomic layer deposition of TiO_x/Al₂O₃ bilayer structures for resistive switching memory applications. Chemical Vapor Deposition. 2014;20:282-290
- [74] Govoreanu B, Redolfi A, Zhang L, Adelmann C, Popovici M, Clima S, et al. Vacancymodulated conductive oxide resistive RAM (VMCO-RRAM): An area-scalable switching current, self-compliant, highly nonlinear and wide on/off-window resistive switching cell. In: 2013 IEEE International Electron Devices Meeting; 2013. pp. 10.2.1-10.2.4
- [75] Yanagida T, Nagashima K, Oka K, Kanai M, Klamchuen A, Park BH, et al. Scaling effect on unipolar and bipolar resistive switching of metal oxides. Scientific Reports. 2013;3:1657
- [76] Jeong DS, Schroeder H, Waser R. Coexistence of bipolar and unipolar resistive switching behaviors in a Pt/TiO₂/Pt stack. Electrochemical and Solid-State Letters. 2007;10:G51-G53
- [77] Russo U, Ielmini D, Cagli C, Lacaita AL, Spiga S, Wiemer C, et al. Conductive-filament switching analysis and self-accelerated thermal dissolution model for reset in NiO-based RRAM. In: 2007 IEEE International Electron Devices Meeting; 2007. pp. 775-778

- [78] Gao B, Yu S, Xu N, Liu LF, Sun B, Liu XY, et al. Oxide-based RRAM switching mechanism: A new ion-transport-recombination model. In: 2008 IEEE International Electron Devices Meeting; 2008. pp. 1-4
- [79] Yu S, Wong HSP. A phenomenological model for the reset mechanism of metal oxide RRAM. IEEE Electron Device Letters. 2010;31:1455-1457
- [80] Randall JJ, Bernard WJ, Wilkinson RR. A radiotracer study of the composition and properties of anodic oxide films on tantalum and niobium. Electrochimica Acta. 1965;10:183-201
- [81] Zaffora A, Cho D-Y, Lee K-S, Di Quarto F, Waser R, Santamaria M, et al. Electrochemical tantalum oxide for resistive switching memories. Advanced Materials. 2017;29:1703357
- [82] Diamanti MV, Codeluppi S, Cordioli A, Pedeferri MP. Effect of thermal oxidation on titanium oxides' characteristics. Journal of Experimental Nanoscience. 2009;4:365-372
- [83] Diamanti MV, Pisoni R, Cologni A, Brenna A, Corinto F, Pedeferri MP. Anodic oxidation as a means to produce memristive films. Journal of Applied Biomaterials & Functional Materials. 2016;14:e290-e295
- [84] Aglieri V, Zaffora A, Lullo G, Santamaria M, Di Franco F, Lo Cicero U, et al. Resistive switching in microscale anodic titanium dioxide-based memristors. Superlattices and Microstructures. 2018;113:135-142
- [85] Siles PF, Archanjo BS, Baptista DL, Pimentel VL, Joshua J, Neves BRA, et al. Nanoscale lateral switchable rectifiers fabricated by local anodic oxidation. Journal of Applied Physics. 2011;110:024511
- [86] Yoo J, Lee K, Tighineanu A, Schmuki P. Highly ordered TiO₂ nanotube-stumps with memristive response. Electrochemistry Communications. 2013;34:177-180
- [87] Conti D, Lamberti A, Porro S, Rivolo P, Chiolerio A, Pirri CF, et al. Memristive behaviour in poly-acrylic acid coated TiO, nanotube arrays. Nanotechnology. 2016;27:485208
- [88] Vokhmintsev AS, Weinstein IA, Kamalov RV, Dorosheva IB. Memristive effect in a nanotubular layer of anodized titanium dioxide. Bulletin of the Russian Academy of Sciences: Physics. 2014;78:932-935
- [89] Choi S, Sheridan P, Lu WD. Data clustering using memristor networks. Scientific Reports. 2015;5:10492
- [90] Shapero S, Rozell C, Hasler P. Configurable hardware integrate and fire neurons for sparse approximation. Neural Networks. 2013;45:134-143
- [91] Laiho M, Hasler JO, Zhou J, Du C, Lu W, Lehtonen E, Poikonen J. FPAA/Memristor hybrid computing infrastructure. IEEE Xplore: IEEE Transactions on Circuits and Systems I. 2015;62:906-915
- [92] Corinto F, Bonnin M, Gilli M. Weakly connected oscillatory networks for associative and dynamic memories. International Journal of Bifurcation and Chaos. 2007;17:4365-4379

- [93] Gilli M, Corinto F, Checco P. Periodic oscillations and bifurcations in cellular nonlinear networks. IEEE Xplore: IEEE Transactions on Circuits and Systems I. 2004;51:948-962
- [94] Corinto F, Gilli M, Roska T. On full-connectivity properties of locally connected oscillatory networks. IEEE Xplore: IEEE Transactions on Circuits and Systems I. 2011;58: 1063-1075
- [95] Ascoli A, Corinto F, Senger V, Tetzlaff R. Memristor model comparison. IEEE Circuits and Systems Magazine. 2013;13:89-105
- [96] Chua L. Device modeling via basic nonlinear circuit elements. IEEE Xplore: IEEE Transactions on Circuits and Systems. 1980;**27**:1014-1044
- [97] Kumar S, Strachan JP, Williams RS. Chaotic dynamics in nanoscale NbO₂ Mott memristors for analogue computing. Nature. 2017;548:318-321
- [98] Corinto F, Forti M. Memristor circuits: Flux charge analysis method. IEEE Xplore: IEEE Transactions on Circuits and Systems I. 2016;63:1997-2009
- [99] Corinto F, Forti M. Memristor circuits: Bifurcations without parameters. IEEE Xplore: IEEE Transactions on Circuits and Systems I. 2017;**64**:1540-1551
- [100] Corinto F, Forti M. Memristor circuits: Pulse programming via invariant manifolds. IEEE Xplore: IEEE Transactions on Circuits and Systems I. 2018;**65**:1327-1339
- [101] Corinto F, Forti M. Complex dynamics in arrays of memristor oscillators via the flux-charge method. IEEE Xplore: IEEE Transactions on Circuits and Systems I. 2018;65:1040-1050

New Materials Based on Memristor Properties

Memristive Systems Based on Two-Dimensional Materials

Gennady N. Panin and Olesya O. Kapitanova

Additional information is available at the end of the chapter

http://dx.doi.org/10.5772/intechopen.78973

Abstract

The unique electronic and optical properties of newly discovered 2D crystals such as graphene, graphene oxide, molybdenum disulfide, and so on demonstrate the tremendous potential in creating ultrahigh-density nano- and bioelectronics for innovative image recognition systems, storage and processing of big data. A new type of memristors with a floating photogate based on biocompatible graphene and other 2D crystals with extremely low power consumption and footprint is considered. The photocatalytic oxidation of graphene is proposed as an effective method of creating synapse-like 2D memristive devices with photoresistive switching for nonvolatile electronic memory of ultrahigh density. Particular attention is paid to the new concept of the formation of self-assembled nanoscale memristive elements interfacing artificial electronic neural networks. 2D photomemristors with a floating photogate exhibit multiple states controlled in a wide range of electromagnetic radiation and can be used for neuromorphic computations, pattern recognition and image processing needed to create artificial intelligence.

Keywords: 2D memristor, graphene, graphene oxide, molybdenum disulfide, resistive memory, photoresistive switching, photomemristor, artificial neural networks

1. Introduction

Memristive electronic systems, similar to biological synapses in neural networks, are a new type of electronic logic switches and memory with extremely low energy consumption and footprint. These new electronic components can solve the problem of physical and technological limitations of modern CMOS technology and create an elemental base for artificial intelligence. The unique electronic and optical properties of newly discovered atomic two-dimensional (2D) crystals, such as graphene, graphene oxide, molybdenum disulfide, and so



© 2018 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

on demonstrate a huge potential for designing ultrahigh density nano- and bioelectronics for innovative information systems.

The chapter consists of the Introduction (Paragraph 1) and five sections that describe a brief history of the memristor and nonlinear effects in semiconductor electronics (Paragraph 2), the discovery of 2D crystals and a multilevel ultrafast nonvolatile memory based on graphene oxide (Paragraph 3), a memristor with a floating photogate (Paragraphs 3 and 4), a photonic chip with a photon synapse (Paragraph 5), a 2D TMD memory obtained on large-scale substrates (6) and Conclusion (Paragraph 7). Here we present a modern state of memristive systems, where signaling is analogous to signaling in biological neural networks. The focus is on 2D nonvolatile resistive memory based on molybdenum and graphene/graphene oxide (G/GO), which is biocompatible and allows the use of a neuromorphic architecture for analog computation and self-assembly technology. Photocatalytic and electron-beam oxidation-reduction of graphene/graphene oxide is considered as an effective method of manufacturing 2D memristors with photoresistive switching for nonvolatile memory of ultrahigh capacity. A new type of multifunctional memristor with a photogate, controlled electrically and optically over a wide range of wavelengths, can be used for image processing, pattern recognition and recognition of sounds, movements and speech needed to create artificial intelligence.

2. Memristor and nonlinear effects in solid state electronics

The definition of the memristor as a nonlinear resistive element was introduced by Leon Chua in 1971 to describe the missing fourth base element of the electrical circuit [1]. The memristor, along with other known circuit elements, such as a capacitor, a resistor and an inductor, could describe nonlinear effects in solid state electronics that were already well known. In 1922, Oleg Losev observed a new phenomenon of negative differential resistance in a two-electrode point device – a cristadyne [2, 3] – which was then used to generate and detect a signal for radio broadcasting around the world. Losev's cristadyne allowed to work at frequencies up to 100 MHz, at that time not conceivable and not understandable for applications. Later, Oleg Losev improved his cristadyne, adding to it a third electrode, which could control the current in this device. The article on the new nonlinear three-electrode device, sent by Losev to the "Physical Review" in 1942 from besieged Leningrad was lost and not published. The great interest in this topic was also in other laboratories. In 1948, John Bardeen of Bell Labs received a patent for a point-contact three-electrode element [4] and, together with Walter Brattein, described the physical principles of the transistor effect [5–9]. In 1956, for the discovery of the transistor effect, William Shockley, John Bardeen and Walter Brattein received the Nobel Prize in Physics. In 1957, Leo Esaki demonstrated independently a similar nonlinear device – a tunnel diode – and in 1973 received for the discovery of this effect the Nobel Prize in Physics.

Interest in the nonlinear two-electrode memristive device increased sharply in 2008, when the memristor was detected experimentally in the HP laboratory [10]. This device consisted of two nanoscale regions, doped and undoped, the relative displacement of which controlled the on and off states. The first matrix of memristors was made on the basis of TiO_2 on a CMOS chip in the HP laboratory in 2012. A memristor with two platinum electrodes was a nonlinear dynamic structure whose resistance depended on the electric field and the current flow (**Figure 1**). This nonlinear device made it possible to form nonvolatile states that allow storing information with the power supply off, had the ability to obtain ultrahigh recording density, low switching energy, high operating speed, long storage time and the possibility of multilevel recording using discrete or continuous states.

The memristor is a memory resistor with variable resistance and is described by the conductivity depending on the flux and field. In 2016, Fujitsu Semiconductor and Panasonic Semiconductor demonstrated the first serial product of 4 Mb RRAM. Using a nonlinear dynamic approach allows you to effectively solve a number of complex computational problems for image processing and pattern recognition. For example, a commercial product Toshiba Smart Photo Sensor with a universal chip based on a cellular neural network (CNN) is capable of processing images, similar to the human brain, which allows to calculate the elementary problems of image recognition within nanoseconds. It was shown that the CNN chip is so fast that it can detect a bullet in flight and have enough time to program another bullet in order to knock it down.

Memristors, which are similar to synapses in biological neural networks, can become an elemental base for creating high-performance intelligent machines and computers with a neuromorphic architecture similar to the brain. It is known that the human brain, containing 10¹⁰ neurons and 10¹⁴ synapses (**Figure 2**), processes analog information and consumes only about 20 Watts. A modern supercomputer with digital processing of information to simulate the operation of a neural network of only 1% of the number of neurons of the human brain requires about 10⁶ Watts. To simulate the work of the human brain within 1 s, the supercomputer "K Computer" (up to 10 petaflops, 10¹⁶ billion operations per second, 1 petabyte of RAM)—the development of the Japanese corporation "Fujitsu"—takes about 40 min. Thus, an analog processor based on a neuromorphic memory system is much more efficient than a modern digital supercomputer. The key moment of this system is special processes of signal transmission in neural networks, which are paid great attention to by researchers. In 2000, the Nobel Prize in Physiology was awarded to Arvid Karlsson, Paul Gringard and Erik R. Kandell for "discoveries in the transmission of signals in the nervous system." Neural networks have



Figure 1. Memristors on CMOS chip (HP 2012) and the I/V-characteristic of Pt/TiO₂/Pt memristor.



Figure 2. Neural network.

associative memory and the ability to learn deeply, the knowledge of which was laid down in the works of the Russian physiologist Ivan Pavlov, who received the Nobel Prize in Physiology in 1904. The study of digestion pushed him to the idea of conditioned reflexes. Such acquired reflexes arise under certain conditions and disappear when conditions are not observed.

3. Atomic 2D graphene crystal

Graphene is a crystalline two-dimensional layer of carbon with the thickness of one atom (**Figure 3**). A huge interest in this material appeared in 2004 after the joint publication of researchers from IMT RAS and Manchester University on the effect of an electric field in atomic-thin carbon films [11]. Six years later in 2010, Andrei Geim and Konstantin Novoselov were awarded the Nobel Prize in Physics for "pioneering experiments with 2D graphene material."

Graphene consists of two symmetric carbon sublattices that form the Dirac cone of the linear energy dispersion of the electrons, which are called Dirac fermions. The peculiarity of these particles is that they are massless and behave like photons. In consequence, graphene demonstrates magical properties. Graphene transparent (97.7%), resistant to an extremely high current density (one million times higher than that of copper), has the highest electron mobility of known materials (~10⁶ cm² B⁻¹ s⁻¹, three orders of magnitude higher than in silicon) and a very high thermal conductivity (K > 5 × 10³ W/(m × K)), which is higher than that of a diamond. Graphene is a well stretchable (25%) material with a unique mechanical strength E > 10¹² Pa (six times higher than steel). In addition, graphene shows very good biocompatibility.

3.1. Memristor based on graphene/graphene oxide

In 2010, researchers from IMT RAS and Dongguk University demonstrated a graphene/ graphene oxide (G/GO) memristor that switched at 0.7 V and 1 nA, with an on/off ratio of about 10³ (**Figure 4**) [12, 13]. The electron beam-induced current method made it possible to reveal, with a high spatial resolution, the formation of randomly distributed current filaments (**Figure 5**) and to study the switching mechanism in this device like a synapse. The resistance of this device varied nonlinearly in the electric field, and the values of high and low resistance were nonvolatile.



Figure 3. The crystal lattice of graphene.



Figure 4. Resistive switching of the Al/GO/Al structure, performed at 5 V [12].

3.2. The mechanism of resistive switching in graphene/graphene oxide

The mechanism of resistive switching in G/GO was studied in detail in a number of works [12–17] in which it was shown that the migration of oxygen-containing groups in GO plays an important role. One sp³ carbon-oxygen or carbon-hydroxyl bond on 10⁶ sp² bonds reduced conductivity in carbon nanomaterials by 50% [18]. Graphene oxide with a sp³ carbon configuration possessing low electrical conductivity was switched in an electric field locally in the sp² configuration of carbon (**Figure 6**), which led to high electrical conductivity. This process can be controlled both by adsorption/desorption of oxygen and by migration of oxygen-related groups.

3.3. Self-organization of memristors based on graphene/graphene oxide

The photocatalytic oxidation of graphene coated with a layer of 10–15 nm ZnO nanoparticles under ultraviolet (UV) irradiation conditions led to the formation of self-organized G/GO memristors with very high density (10¹² cm⁻²) [16, 17]. **Figure 7** shows the scheme of photocatalytic oxidation of graphene with ZnO nanoparticles. A 2–3-layer graphene coated with



Figure 5. Scanning electron microscope (SEM)-remote induced current (REBIC) images of the Al/GO/Al structure with the modulation of the built-in potential barrier near the negatively biased Al electrode at different bias (V_b) and forming (V_t) voltages. (a) $V_b = 0$; $V_t = 0$ (SE mode); (b) $V_b = 0$; $V_t = 0$ (REBIC mode); (c) $V_b = 0$; $V_t = 5$ V (REBIC mode); (d) $V_b = 0$; $V_t = 5$ V (SE mode); (e) $V_b = 0.2$ V; $V_t = 7$ V (REBIC mode); (f) $V_b = 0.5$ V; $V_t = 7$ V (REBIC mode, same area as in (e)). A scale mark of 100 µm (e) and (f), 50 µm in (a)–(d). The images in (a)–(d) were obtained by sequentially switching signals of secondary electrons (SE) and remote induced current (REBIC) during scanning of the electron beam [12].



Figure 6. sp³ (left) and sp² (right) of the carbon configuration.

particles was irradiated in a moist air stream at room temperature or above (80°C) using a quartz UV lamp with a light flux of 0.03 J min⁻¹ × cm². Light with a wavelength exceeding 365 nm was filtered. The time of ultraviolet irradiation ranged from 5 to 90 min. After ultraviolet treatment, the ZnO nanoparticles were dissolved in dilute 0.1 M HCl, the graphene substrate was washed with deionized water and dried in nitrogen.

ZnO nanoparticles play a key role in the process of photooxidation of graphene. **Figure 8** shows the electronic diagram of graphene/ZnO interface under UV irradiation. The bending of the bands upward in the ZnO nanoparticles is caused by a lower electron work function in ZnO (3.6 eV) compared to graphene (4.5 eV). Electron–hole pairs generated in ZnO (3.3 eV) under UV irradiation (reaction 1) are separated in a built-in electric field at the graphene/ZnO



Figure 7. Scheme of photocatalytic oxidation of graphene coated with ZnO nanoparticles under UV light to form G/GO heterostructures on a Si/SiO₂ substrate [17].



Figure 8. Schematic electronic diagram of the G/ZnO interface under UV irradiation. Electron-hole pairs generated in ZnO (3.3 eV) under UV irradiation (reaction 1) are separated in a built-in electric field at the G/ZnO interface, providing a flux of holes to graphene [16].

interface, which provides a hole flux (3.3 eV) to graphene. As a result, graphene is decorated with highly reactive hydroxyl radicals (· OH) through O_2^- and H_2O_2 (reactions 3–5) processes of photodecomposition of water molecules from moist air.

3.4. Memristors based on graphene with a floating gate of ultrahigh density

Controlling the distribution of ZnO nanoparticles on graphene with a well reproducible size (10–15 nm) makes it possible to create highly scalable nanoheterojunctions of G/GO for ultrahigh-density memory (up to 10¹² cm⁻² or 1 Tb on a chip for the vertical geometry of crossing electrodes, **Figure 9**).

Memristors with a floating photogate are electrically read with or without optical excitation. The I-V curve of the graphene sample before oxidation demonstrates linear behavior and high conductivity of graphene (**Figure 10(a**), black curve). The photocatalytic process leads to a decrease in current through the sample by two orders of magnitude and a nonlinear behavior indicating the formation of a bandgap in the oxidized graphene (**Figure 10(a**), red curve).

The rise in the temperature of moist air reduces the oxidation time of graphene. The G/GO heterostructures obtained by photocatalytic oxidation by blowing moist air at room temperature for 30 min and at 80°C for 5 min demonstrate a nonlinear behavior with a GO band width of about 3 eV, which reduces the conductivity of oxidized graphene by two orders of magnitude compared to graphene. The formed G/GO nanostructures demonstrated good



Figure 9. Scheme of arrays of G/GO photomemristors in vertical geometry obtained by photocatalytic oxidation of graphene with ZnO nanoparticles [17].



Figure 10. (a) I-V characteristics of the 2–3 layer G/ZnO structure before (black) and after (red) photocatalytic oxidation in moist air for 30 min at room temperature. Insert-scheme for measuring the structure with lateral gold electrodes. (b) I-V characteristics for the G/GO nanostructure preliminarily polarized (+5 V, 15 min) with white light (black) and in the dark (red). (c) Resistive states of the G/GO photomemristor, which are switched by a voltage of -3.8/3.3 V (Reset/Set) in the dark and -3.5/4 V (Set/Reset) under white light pulses (d) and read at 2.5 V [17].

photosensitivity to white light and photoresistive switching. The photocurrent increased approximately six times at a bias voltage greater than 3 V. This indicates that the electronhole pairs generated by light are effectively separated in the biased G/GO heterojunctions. **Figure 10(b)** shows the I-V characteristics of the preformed G/GO nanostructure (+5 V, 15 min) when sweep voltage of –4 to 4 V under white light (black) and in the dark (red). Well reproducible bipolar hysteresis indicates a resistive switching of the structure with an on/off ratio of about 10 for 4 different resistive states HRSD, LRSD, LRSL and HRSL in the dark and light with switching voltages of –3.8/3.3 V (Reset/Set) and –3.5/4 V (Set/Reset), respectively (**Figure 10(c)** and (**d**)). To form vertical memristive structures, ZnO nanorods (NR) grown on graphene can also be used instead of ZnO nanoparticles (**Figure 11**) [16].

The vertical structure of the G/GO/ZnO nanorods (NR) allows selective excitation with UV light of 380 nm. Resistive switching in heterostructures of G/GO/ZnO NR was observed at voltages <1 V with the ratio of high/low resistance of 10³ after the forming process at 1 V (**Figure 12(b**)).

The structure of resistive memory based on graphene and ZnO NR is promising for memristive devices with high density and low power consumption.

3.5. Graphene/graphene oxide memristors formed by an electron beam

Electron beam annealing GO stimulates a radical mechanism for the reduction of GO due to the formation of hot electrons. These electrons destroy the weak C-O and C-H bonds (in comparison with strong C-C bonds) and form highly reactive radicals O and H, which



Figure 11. Scheme of arrays of G/GO/ZnO NR photomemristors in vertical geometry (left) and a SEM image of the structure (lower right) with their current-voltage characteristics (upper right) [16].



Figure 12. I-V characteristics of the vertical structure G/GO/ZnO in a semilogarithmic scale (a) without forming and (b) after the forming process [16].

recombine in H_2O , H_2 , O_2 , and the uncompensated charge in GO is used to restore the sp^2 carbon bond. It should be noted that the electron beam annealing process excites the electronic subsystem selectively, and the energy of the generated hot electrons can be resonantly absorbed by the functional groups of graphene oxide. To remove oxygen groups, several eV are required, which is comparable to the energy between orbitals. Primary beam electrons are high-energy and can participate in annealing only through the process of energy absorption by graphene oxide to form hot electrons with an energy close to the GO bandgap (E_o). Electron-stimulated annealing of GO can occur due to the generation of a high concentration of charge carriers in this material ($E_g = 1-6 \text{ eV}$) (an electron beam with an electron energy of 3–10 keV creates 10³ electron-hole pairs per incident electron). The process of electron-stimulated annealing by an electron beam is more effective than laser annealing, in which one photon produces only one electron-hole pair, and therefore the thermal effects in laser annealing make the main contribution. Electron beam annealing allows the direct formation of rGO/GO memristive nanostructures with controlled reduction without the use of a mask. Figure 13 shows a SEM image of a GO film with a superimposed stripe pattern (green) for electron-beam exposure (a) and a rGO/GO/rGO structure obtained by direct "writing" by an electron beam with a dose of 150 mA \times s/cm² (b, c). The change in image contrast in the secondary electron emission (SEE) of graphene oxide after electron beam processing (b, c) indicates a change in composition and its electronic properties.

The electron beam annealing of GO allows for more efficient formation of a resistive switching structure. The lateral structure of rGO/GO/rGO obtained by electron beam irradiation with a dose of 200 mA × s/cm² exhibited soft resistive switching without the forming process. The curve of the I-V structure, after irradiation, was nonlinear with a small hysteresis



Figure 13. SEM images of a GO film on a SiO₂/Si substrate with Pt electrodes (white) and superimposed stripe pattern (green) for electron beam writing (a) and rGO/GO/rGO structure after irradiation with an electron beam (b, c). The narrow bands of the brighter SEE contrast are regions of the reduced rGO after irradiation.



Figure 14. I-V characteristics of the Pt/GO/Pt structure after electron irradiation before (a) and after (b) the forming process.

(Figure 14(a)). The forming process at 20 V led to an increase in the conductivity of the structure by several orders of magnitude and to a pronounced nonlinearity. A bipolar hysteresis was observed that indicated a resistive switching of the structure from the high-resistive resistive state (HRS) ($(1.2 \pm 0.1) \times 10^{11} \Omega$) to the low-resistive resistive state (LRS) ($(6.7 \pm 0.4) \times 10^{18} \Omega$) ((-2 orders of magnitude) at a low switching voltage of 0.8–0.9 V (Figure 14(b)). The electron beam annealed structures showed good reproducibility with a small spread of switching voltages (0.05–0.1 V).

3.6. Multilevel ultrafast nonvolatile memory based on graphene oxide

Memory with the ability to store more than one bit per cell, that is, having multilevel memory states, is very attractive, since it offers a simple and economical way to increased memory capacity (e.g., modern CMOS NAND-Flash usually stores 2 or 3 bits per cell). Combining this capability with tiered storage with extremely high scalability is especially effective for implementing memory with ultrahigh storage volumes. Access to four very well-separated and stable memory states in nanoscale GO cells by monitoring the duration and amplitude of the write pulse was recently demonstrated at IBM [19]. Excitation pulses with amplitudes from 2 to 6 V and duration from 20 to 80 ns were used to determine the conditions for successful recording and erasing of multilevel memory states in Pt/GO/Ti/Pt and monitoring of the resulting cell resistance, see **Figure 15(a)** and **(b)**.

The cells were completely switched from the RESET state, which can be considered as state 00 to memory states 01, 10 and 11 using pulses of -2.5 V/60 ns, -3.5 V/60 ns and - 4.5 V/60 ns respectively (**Figure 15(a**)). Erasing of cells from 01, 10 and 11 states back to state 00 was successfully achieved for pulses +3 V/60 ns, +4 V/60 ns and +5 V/60 ns, respectively (**Figure 15(b**)). Separation of intermediate resistance levels is very good (see **Figure 15(a**)), which allows a reliable reading process. Intermediate levels showed excellent reliability (**Figure 15(c**)) and were stable over time (**Figure 15(d**)), both on rigid and flexible substrates. The reversible resistive switching observed in these devices was due to the migration of oxygen, which led to a change in the conductivity.



Figure 15. (a) Record and (b) erase multilevel states in a 75 nm GO memory cell (8 nm-thick GO layer) by controlling the amplitude and pulse width. (c) reliability and (d) storage of states of a multilevel, nanoscale graphene oxide cell [19].

4. Memristor with floating MoS, photogate

A memristor with a floating MoS_2 photogate polarized in an electric field under different lighting conditions demonstrates a multilevel switching [20]. Figure 16 shows the current–voltage curves (I-V) of the Au/MoS₂/Au structure (an inset in Figure 16(a)) after polarization at 3 and 6 V. The nonlinear characteristics of a device with hysteresis indicate a memristive behavior. Furthermore, the memristor demonstrates a high photoresponse when illuminated with white light. When the device is polarized at 3 V, a smooth switching from HRSL3 to LRSL3 is observed under light illumination and from HRSD3 to LRSD3 in the dark with a ratio of on/off currents of about 2 and 4 at 1.2 V and 0.7 V, respectively (Figure 16(a)). At a higher voltage (6 V), the device shows a sharp switching when excited by white light, from HRSL6 to LRSL6 at -2.9 V with an on/off ratio of about 10 and a smooth switching from HRSD6 to LRSD6 in the dark with an on/off ratio of about 3 at 0.7 V (the SET process of

writing the ON state, **Figure 16(b)**. When the applied voltage changes from 0 to positive voltage (4.2 V), the device returns to HRSL6 (RESET operation to clear the state ON to OFF). The memristive behavior of the device in darkness and in light is well reproduced up to 1000 cycles (**Figure 16(c)** and (**d**)) and demonstrates the possibility of obtaining in the device a multilevel resistive switching and its control by means of an electric field in the dark and when excited by light.

It should be noted that resistive switching controlled by the polarization of MoS_2 nanospheres is a faster process than ion transport, and the frequency of optical access is much higher than electrical addressing.



Figure 16. Resistive switching of the nanospheric photomemristor Au/MoS₂/Au. I-V characteristics in the dark or under white light (spectral maxima at 2.7 eV and 1.8 eV; device diagram on the inset in **Figure 16(a)** with light excitation). The arrows on the curves indicate the direction of the voltage sweep; (a) I-V curves after 3 V voltage polarization. The device smoothly switches from HRSL3 to LRSL3 under light and from HRSD3 to LRSD3 in the dark with an on/off ratio of about 2 and 4 at 1.2 V and 0.7 V, respectively; (b) I-V curves after a 6 V voltage polarization. The device shows abrupt changeover of resistance when excited by light, from HRSL6 to LRSL6 at -9.2 V with an on/off ratio of about 10 and a smooth transition from HRSD6 to LRSD6 without light excitation with a switching factor on/off about 3 at 0.7 V. (c) Memristive characteristics of the device without excitation by light after several cycles. (d) Memristive characteristics of the device when excited by white light after several cycles [20].

4.1. 8-Level memristor system with an MoS, floating photogate

The diagram of the operation of the 8-level memristor system with the MoS₂ floating photodetector is shown in **Figure 17**, where the resistance states formed after the SET/RESET operation of the MoS₂ memristor polarized at voltages of 3 V and 6 V in the dark or when excited by light are shown. A memristor polarized at 3 V in darkness or in white light demonstrates four states that are read at a voltage of 0.7 V (HRSD3 and LRSD3) and 1.2 V (HRSL3 and LRSL3) in the dark or in white light (**Figure 17(a**)).

Polarization of the memristor at 6 V in darkness or under light leads to the formation of four more states that are read at a voltage of 0.7 V (HRSD6 and LRSD6) and 4 V (HRSL6 and



Figure 17. The operation of the MoS_2 photomemristor, polarized at different voltages in the dark or when excited by light. (1) high and low resistive states obtained using SET/RESET operations at -3 V/3 V and -6 V/+6 V in the dark (HRSD3, LRSD3 and HRSD6, LRSD6) and under white light (HRSL3, LRSL3, LRSL4 and HRSL6). (2) reading diagram under impulse voltage. Resistive states are read at 0.7 V (HRSD3, LRSD3, HRSD6 and LRSD6), 1.2 V (HRSL3 and LRSL3) and 4 V (LRSL6 and HRSL6) in dark (D) or white light (L). (3) excitation scheme by pulses of white light. SET/RESET and the READ operation is controlled by switching off the light pulses (black) (HRSD3, LRSD3, HRSD6 and LRSD6) and turned on (blue) (HRSL3, LRSL3, HRSL6 and LRSL6). A 3 V polarized memristor demonstrates four states that are read as HRSD3, LRSD3, HRSL3 and LRSL3, while a memristor polarized at 6 V demonstrates the other four states: HRSD6, LRSD6, HRSL6 and LRSL6, which can be read in the dark or in the light [20].

LRSL6) in darkness or in light (**Figure 17(a**)). These states are controlled electrically and optically, which is confirmed by the iterative operation of the memristor under various conditions of writing and reading (**Figure 17(c)** and **(d)**) Polarization of nanospheres in a photomemristor using an electric field and light pulses creates multilevel states. An analysis of the conductivity in these states of resistance shows that the polarization of nanospheres when excited by light leads to the formation of conductive paths. Reducing the gap between the electrodes can greatly minimize the operating voltage of the device. Modulation of the barrier height at the boundaries of the nanospheres in an external electric field by light due to repolarization is a highly efficient process for high-speed signal processing. The memristor polarized at 3 V and 6 V has different states that can be electrically read at optical excitation in the form of four high-resistance states and four low-resistance states. The optical and electrical polarization of the memristor provides several nonlinear dynamic processes that allow us to build a system with a neuromorphic architecture, similar to a neural network.

5. Photonic chip with photon synapse

A photonic chip containing 70 photon synapses was demonstrated in 2017 by a team from the universities of Oxford, Münster and Exeter [21]. The recording, erasure and reading of information in this case are carried out completely by optical methods (**Figure 18**). The photon synapse consists of a cone-shaped waveguide (dark blue) with discrete islands of phase-change



Figure 18. Photon synapse on a crystal. (A) The structure of the neuron and the synapse. Insert: Illustration of the synapse junction. (B) Scheme of the integrated photon synapse resembling the function of a neural synapse. The synapse is based on a cone-shaped waveguide (dark blue) with discrete PCM islands from the top, optically connecting presynaptic (preneural) and postsynaptic (postneural) signals. The red open circle is a circulator with port 2 and port 3, connecting the synapse and postneuron; weighing pulses are fed through port 1 to the synapse. (C) An optical microscope image of a device with an active region (red rectangle) as a photon synapse. The optical input and output of the device is carried out through apodized diffraction couplers (white rectangles). Box: A typical photonic chip containing 70 photon synapses is smaller than a coin. (D) Scanning electron microscope image of the photon synapse active region corresponding to the red rectangle in (C) with six $Ge_2Sb_2Te_5$ (GST) strips (1 × 3 µm, yellow) at the tip of the waveguide (blue). Insert: An increased conical waveguide structure, marked with a white dotted frame [21].

material (PCM) from the top optically connecting the presynaptic (preneuronal) and postsynaptic (postneuronal) signals. The use of purely optical means provides ultrafast operation speed, virtually unlimited bandwidth and no loss of electrical power on interconnects. It is significant that the synaptic weight can be randomly installed simply by changing the number of optical pulses that create a system with continuously changing synaptic plasticity, reflecting the true analog nature of the biological synapses.

5.1. Synaptic weight and plasticity

Synaptic adjustment of the device when switching between crystalline and amorphous states of GST islands with a recorded change in the relative transmission coefficient is shown in **Figure 19**. Five weight states of the photon synapse are obtained by switching the energy of the optical pulse (404.5 pJ, 50 ns). The photon synapse demonstrates good reproducibility of weight numbers with cyclic measurements (**Figure 19(B**)). In this case, the photon synaptic weight is determined by the number of optical pulses (**Figure 19(C**)).



Figure 19. Synaptic weight and plasticity. (A) Demonstration of the differential synaptic weight of the device in **Figure 18** when switching between crystalline and amorphous GST island states with recorded relative coefficient change ($\Delta T/T_0$). Each weight can be achieved with the same number of pulses (50 ns at 243 pJ, 1 MHz) from any previous weight. (B) Weight repeatability for several cycles. Box: Statistical analysis of the change in readings for the weight "0," "1" and "4". The applied pulse was 50 ps at 320 pJ, slightly larger than in (A). (C) Five weights of the photon synapse are obtained when the energy of the optical pulse is switched (404.5 pJ, 50 ns). Dotted blue (yellow) rectangles correspond to the first (last) weight cycle. The up and down arrows in the rectangles are the weighing directions. (D) Photon synaptic weight ($\Delta T/T_0$) as a function of the number of optical pulses. The left (right) panel corresponds to the data of the marked blue (yellow) field in (C). Painted triangles (not filled squares) represent data from the upward (downward) direction of weighing. The dashed lines represent the exponential curves closest to the experimental data [21].

6. 2D Transition metal dichalcogenides (MoS₂, MoSe₂, WS₂ and WSe₂) memory

MOCVD growth of semiconductor monolayer MoS_2 films and tungsten disulfide (WS₂) on silicon oxide at 500°C on a 4-inch wafer allows to obtain excellent electrical characteristics and structure for 2D memristors (**Figure 20**).

6.1. Atomistor: nonvolatile atomic resistive TMD memory

In 2017, the Argonne National Laboratory demonstrated an atomistor: a nonvolatile atomic resistive 2D TMD (MoS_2 , $MoSe_2$, WS_2 and WSe_2) memory (**Figure 21**), which scales to a subnanometer [23]. New device concepts in nonvolatile flexible memory and brain-like (neuromorphic) computing can significantly benefit from the tremendous possibilities for designing



Figure 20. Single-layer transition metal dichalcogenides (TMD) films on 4-inch wafers. a, b, photos of MOS_2 (a) and WS_2 (b) monolayers of films grown on 4-inch substrates with diagrams of their respective atomic structures. The left halves show a quartz substrate for comparison. (c) Photo of a patterned monolayer MOS_2 film on a 4-inch SiO_2/Si wafer (the darker areas are covered with MOS_2). (d) Optical absorption spectra of the MOCVD-grown monolayer MOS_2 (red line) and WS_2 (orange line) in the photon energy range from 1.6 to 2.7 eV. (e) The Raman spectra of the grown monolayer MOS_2 and WS_2 normalized to the intensity of the silicon peak. (f) Normalized photoluminescence spectra of monolayers MOS_2 and WS_2 grown. The peak positions in d–f are consistent with the positions of the peaks obtained from the peeled samples (diamonds). (g) SEM image and photoluminescence (PL) (bottom insert, at 1.9 eV) of monolayer (ML) MOS_2 membranes suspended on a SiN TEM mesh with holes of 2 μ m (the suspended film scheme is shown in the upper inset). Label, 10 microns. (h), (i) Optical images (normalized to the area of a clean substrate) of the patterned monolayer MOS_2 (h) and WS_2 (i) on SiO₂ taken from films with a wafer-scale pattern. The insets show photoluminescent images for energies of 1.9 eV (h) and 2.0 eV (i). Scale mark, 10 microns [22].



Figure 21. Scheme of a TMD sandwich based on MoS_2 grown on Au foil (left) and a representative curve of I-V behavior of bipolar resistive switching in a MoS_2 monolayer with a lateral area of 2 × 2 μ m² (on the right). Step 1: The voltage increases from 0 to 1.2 V. At ~ 1 V, the current rises sharply to the limiting current, indicating the transition (SET) from the high resistance state (HRS) to the low resistance state (LRS). Step 2: The voltage decreases from 1.2 to 0 V. The device remains in the LRS. Step 3: The voltage increases from 0 to 1.5 V. At –1.25 V, the current drastically decreases, indicating a transition (RESET) from LRS to HRS. Step 4: The voltage decreases from –1.5 to 0 V. The device remains in HRS mode until the next cycle [23].

2D materials. A new large application, a static radio frequency (RF) switching, was demonstrated using a MoS, monolayer operating at 50 GHz.

Multilayer atomic materials [24] can be used to construct the elemental base of neuromorphic computers. One of the new directions is the creation of solid-state memory of the next generation with phase changes and TMO devices. The devices from 2D crystals have certain advantages in obtaining vertical scaling up to the atomic layer. When replacing metal electrodes with graphene, the entire memory cell can be scaled below 2 nm. In addition, the transparency of graphene and the unique spectroscopic features of 2D materials make it possible to obtain a direct optical characteristic of the device on the production line. At present, manual testing of the device's durability (Figure 22(a) and (b)) is not enough to meet the requirements for solid-state memory and is a reflection of the emerging state of 2D atomistors in comparison with TMO memories [25]. Through engineering or doping, the durability of the device can be improved, similar to what was observed for amorphous carbon storage devices [26]. Retention of nonvolatile states tested up to a week (Figure 22(c)) is already sufficient for certain neuromorphic applications with short-term and medium-term plasticity [27]. The subnanometric thickness of monolayers is promising for the realization of ultrahigh densities. With a free step of 10 nm, the atomic density of 10¹⁵/mm³ would provide sufficient space to simulate the density of human synapses (~10⁹/mm³) [28]. For a single-bit single-level storage device, this corresponds to a theoretical surface density of 6.4 Tbit/inch².

6.2. High-frequency 2D MoS, memristors

Modern switches are implemented using transistor or microelectromechanical devices, both of which are volatile, and the latter also requires a large switching voltage that is not suitable for mobile technologies. Recently, phase change switches have attracted interest [29], but the

requirements for high-temperature phase melting and long switching times have limited their use. 2D memristors offer unprecedented advancement for high-frequency systems due to their low voltage operation, small form-factor, high switching speed and low temperature integration compatible with Si or flexible substrates. Nonvolatile RF switches show promising results with acceptable insertion loss of ~ 1 dB and isolation of >12 dB up to 50 GHz (Figure 22(d)). The extracted resistance when the state is On, $R_{ON} \approx 11$ ohms and capacitance when the state is Off, $C_{OFF} \approx 7.7$ fF. This results in a cut-off frequency, which is used to estimate the RF switches (a figure of merit (FOM)) [29, 30] $f_{co} = 1/(2\pi R_{ON}C_{OFF}) \approx 1.8$ THz. Further improvements, especially in terms of scaling, are expected to lead to a significant increase in FOM. A unique combination of independent LRS resistance and area-dependent HRS capacity gives a FOM that can be scaled to 100 s of THz by reducing the area of the device that determines advantages over phase-change switches [29, 30], where the capacitance is proportional to the width, but R_{ON} is inversely dependent, hence, prevents frequency scaling without significant compromise losses. In addition, the high stress of mechanical rupture and the easy integration of 2D materials onto soft substrates enable the production of flexible nonvolatile digital and analog/RF switches capable of withstanding mechanical cycling (Figure 22(e)).



Figure 22. Characteristics of the atomistor. (a, b) Resistance spread of MOS_2 crossbar MIM devices for 150 manual dc switching cycles. (c) Time-dependent measurements of the MOS_2 switch with stable storage of information for a week at room temperature. Resistance of HRS and LRS is determined by measuring the current at a small bias voltage of 0.1 V. The area of this transverse device 2 L-MoS₂ is 2 × 2 μ m². (d) Experimental, nonvolatile RF switches based on a 1 × 1 μ m² MoS₂ monolayer show promising characteristics with an insertion loss of ~1 dB and isolation >12 dB up to 50 GHz. The cut-off frequency is ~1.8 THz. (e) Stable resistance of states with high resistance and low resistance after 1000 cycles of bending at 1% strain [23].

7. Conclusion

Memristive systems based on 2D-crystals, a new class of nonvolatile electronic components, are capable of solving the problem of scaling. Self-organized synapse-like memristive systems controlled by transitions between sp³ and sp²-configurations of carbon in an electric field can be applied in artificial neural networks and intelligent machines. The high-efficient switching of nonvolatile resistance in atomic single-layer TMD (MoS₂, MoSe₂, WS₂, WSe₂) memory is due to the inherent nature of layered crystallinity, which creates clear interfaces and clean tunnel barriers, which prevents excessive leakage and creates stable states. 2D memory can be used for existing applications in the memory/calculation area, as well as in new applications for radio frequency switching with extremely low power consumption. 2D photomemristors with a floating photogate show multiple states controlled in a wide range of electromagnetic radiation and can find application for a wide range of tasks related to neuromorphic computations, image processing and recognition of sounds, movements and speech necessary to create artificial intelligence. The future development of 2D memristive systems should use the possibility of self-organizing technology to form artificial neural networks and hetero-interface interactions of biocompatible 2D crystals, such as graphene, with natural neurons.

Acknowledgements

This research was supported by Basic Science Research Program (2017R1D1A1B03035102) through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Republic of Korea and by the Russian Foundation of Basic Research (N16-33-60229).

Author details

Gennady N. Panin^{1,2*} and Olesya O. Kapitanova³

*Address all correspondence to: g_panin@dgu.edu

1 Nano Information Technology Academy, Dongguk University, Seoul, Korea

2 Institute of Microelectronics Technology and High-Purity Materials, Russian Academy of Sciences, Chernogolovka, Moscow, Russia

3 Lomonosov Moscow State University, Leninskie gory, Moscow, Russia

References

- Chua LO. Memristor-the missing circuit element. IEEE Transactions on Circuit Theory. 1971;18:507-519. DOI: 10.1109/TCT.1971.1083337
- [2] Losev OV. Detector-generator; detector-amplifier. Telegraphy and telephony without wires. NRL. 1922;14:374-386. (Russ.)

- [3] Lossev O. Oscillating crystals. The Wireless World and Radio Review. 1924;15:93-96
- Bardeen J. Three-electrode circuit element utilizing semiconductive materials. US. Patent No. 2,524,033; Issued October 3, 1950
- [5] Bardeen J, Brattain WH. Physical principles involved in transistor action. Physics Review. 1949;75:1208-1225. DOI: 10.1103/PhysRev.75.1208
- [6] Bardeen J. Semiconductor research leading to the point contact transistor. Nobel Lecture. Science. 1957;126:105-112
- [7] Shockley W. Semiconductor amplifier. U.S. Patent No. 2,569,347; Issued September 25, 1951
- [8] Bardeen J, Brattain WH. The transistor, a semiconductor triode. Physics Review. 1948;74: 230-231
- [9] Brattain WH, Bardeen J. Nature of the forward current in germanium point contacts. Physics Review. 1948;74:231-232
- [10] Strukov DB, Snider GS, Stewart DR, Williams RS. The missing memristor found. Nature. 2008;453:80-83
- [11] Novoselov KS, Geim AK, Morozov SV, Jiang D, Zhang Y, Dubonos SV, Grigorieva IV, Firsov AA. Electric field effect in atomically thin carbon films. Science. 2004;306:666-669
- [12] Panin GN, Kapitanova OO, Lee SW, Baranov AN, Kang TW. Resistive switching in al/ graphene oxide/al structure. Japanese Journal of Applied Physics. 2011;50:070110. DOI: 10.1143/JJAP.50.070110
- [13] Panin GN, Kapitanova OO, Lee SW, Baranov AN, Kang TW. In Abstract of the 2nd International Symposium on Graphene Devices: Technology, Physics and Modeling. Sendai, Japan; 2010
- [14] Kapitanova OO, Panin GN, Baranov AN, Kang TW. Synthesis and properties of graphene oxide/graphene nanostructures. Journal of the Korean Physical Society. 2012;60:1789-1793
- [15] Kapitanova OO, Panin GN, Kononenko OV, Baranov AN, Kang TW. Resistive switching in graphene/graphene oxide/ZnO heterostructures. Journal of the Korean Physical Society. 2014;64:1399-1402
- [16] Kapitanova OO. Nanostructures with resistive switching based on graphene oxide [PhD thesis]. Moscow: Moscow State University; 2015
- [17] Kapitanova OO, Panin GN, Cho HD, Baranov AN, Kang TW. Formation of self-assembled nanoscale graphene/graphene oxide photomemristive heterojunctions using photocatalytic oxidation. Nanotechnology. 2017;28:204005
- [18] Goldsmith BR, Coroneus JG, Khalap VR, Kane AA, Weiss GA, Collins PG. Conductancecontrolled point functionalization of single-walled carbon nanotubes. Science. 2007;315:77
- [19] Nagareddy VK, Barnes MD, Zipoli F, Lai KT, Alexeev AM, Craciun MF, Wright CD. Multilevel ultrafast flexible nanoscale nonvolatile hybrid graphene oxide–titanium oxide memories. ACS Nano. 2017;11:3010-3021. DOI: 10.1021/acsnano.6b08668

- [20] Wang W, Panin GN, Fu X, Zhang L, Ilanchezhiyan P, Pelenovich VO, Fu D, Kang TW. MoS₂ memristor with photoresistive switching. Scientific Reports. 2016;6:31224. DOI: 10.1038/srep31224
- [21] Chen Z, Ríos C, Pernice WHP, Wright CD, Bhaskaran H. On-chip photonic synapse. Science Advances. 2017;3:e1700160. DOI: 10.1126/sciadv.1700160
- [22] Kang K, Xie S, Huang L, Han Y, Huang PY, Mak KF, Kim CJ, Muller D, Park J. Highmobility three-atom-thick semiconducting films with wafer-scale homogeneity. Nature. 2015;520:656-660. DOI: 10.1038/nature14417
- [23] Ge R, Wu X, Kim M, Shi J, Sonde S, Tao L, Zhang Y, Lee JC, Akinwande D. Atomristor: Nonvolatile resistance switching in atomic sheets of transition metal dichalcogenides. Nano Letters. 2018;18:434-441. DOI: 10.1021/acs.nanolett.7b04342
- [24] Akinwande D, Petrone N, Hone J. Two-dimensional flexible nanoelectronics. Nature Communications. 2014;5:5678
- [25] Wong H-SP, Lee H-Y, Yu S, Chen Y-S, Wu Y, Chen P-S, Lee B, Chen FT, Tsai M-J. Metaloxide RRAM. Proceedings of the IEEE. 2012;100:1951-1970
- [26] Santini CA, Sebastian A, Marchiori C, Jonnalagadda VP, Dellmann L, Koelmans WW, Rossell MD, Rossel CP, Eleftheriou E. Oxygenated amorphous carbon for resistive memory applications. Nature Communications. 2015;6:8600
- [27] Indiveri G, Liu SC. Liu SC. Memory and information processing in neuromorphic systems. Proceedings of the IEEE. 2015;103:1379-1397
- [28] Yu S, Kuzum D, Wong HSP. Design considerations of synaptic device for neuromorphic computing. In: 2014 IEEE International Symposium on Circuits and Systems (ISCAS); IEEE; June 1-5, 2014. pp. 1062-1065
- [29] Wang M, Rais-Zadeh M. Development and evaluation of germanium telluride phase change material based ohmic switches for RF applications. Journal of Micromechanics and Microengineering. 2017;27:013001
- [30] Moon JS, Hwa-Chang S, Le D, Helen F, Schmitz A, Oh T, Kim S, Kyung-Ah S, Zehnder D, Baohua Y. 11 THz figure-of-merit phase-change RF switches for reconfigurable wire-less front-ends. In: 2015 IEEE MTT-S International Microwave Symposium; IEEE; May 17–22, 2015; pp. 1-4

Pattern Recognition Using Memristor Models

Charge-Controlled Memristor Grid for Edge Detection

Arturo Sarmiento-Reyes and Yojanes Rodríguez Velásquez

Additional information is available at the end of the chapter

http://dx.doi.org/10.5772/intechopen.78610

Abstract

Nonlinear resistive grids have been extensively used in the past for achieving image filtering, focused on both smoothing and edge detection, by resorting to the nonlinear constitutive branch relationships of the elements in the array in order to carry out in fact a minimization algorithm. In this chapter, a specially tailored fully analytical charge-controlled memristor model is introduced and used in a memristive grid in order to handle the edge detection. The performance of the grid has been tested on a set of 500 images (clean and noisy) and shows an excellent agreement with the outcomes produced by humans.

Keywords: memristor modeling, memristive grids, symbolic memristor modeling, edge-detection, image processing

1. Introduction

IntechOpen

An indispensable preprocessing for image signal treatment is edge detection, which consists in decomposing the original image into a family of topographical curves that corresponds with measured depth levels of intensity. The main outcome of edge detection is an image that contains diminished information which allows further complex forms of image processing.

In plain words, an edge is regarded as a sharp change in brightness or when the image fence contains physical discontinuities. As a preprocessing step to edge detection, a smoothing filter, typically Gaussian smoothing, is widely applied; as a clear consequence, the edge-detection methods differ in function of the smoothing filter used [1].



In order to detect edges, several methods are reported in the study. In 1986, John Canny proposed a computational method for image edge detection. He introduced the notion of non-maximum suppression, which means that given the pre-smoothing filters, edge points are defined as points where the gradient magnitude assumes a local maximum in the gradient direction [2]. Although the method was developed in the early years of computer vision, it is still in the state of art.

Another method is based on anisotropic diffusion, which is a technique aiming at reducing the image noise without removing significant parts of the image such as edges, lines, or other details that are important for the interpretation of the image [3]. This method has evolved to nonlinear anisotropic diffusion, which consists in considering the original image as an initial state of a parabolic (diffusion-like) process and extracting filtered versions from its temporal evolution [4].

As a direct result, nonlinear resistive grids have been used to explicitly implement edge detection based on nonlinear anisotropic diffusion [5]. The nonlinear resistive grid and the elements of this processor are presented in **Figure 1(a)**; the voltage sources represent each pixel of the image to be processed and the node voltages represent each pixel of the processed image. It is important to note that each branch in the grid is composed of a nonlinear resistive element called fuse.

Because of the temporal evolution of the procedure, memristive grids naturally fit the features needed for achieving edge detection [6, 7]. A memristive grid has the same structure of its resistive counterpart, but the nonlinear resistors have been substituted by memristors, as depicted in **Figure 1(b)**.



Figure 1. Structure and components of the (a) resistive grid and (b) memristive grid.

The rest of this chapter is organized as follows: Section 2 deals with the development of the proposed model, and the resulting analytic expressions for the memristance are obtained. In Section 3, the characterization of the model is carried out in order to demonstrate that it fulfills the main fingerprints of the device. Section 4 highlights the main characteristics of the memristive grid and its components. In Section 5, the results of the application of the memristive grid to edge detection are presented. Finally, in Section 6, some conclusions are drawn and future lines of research are proposed.

2. Development of a charge-controlled memristor model

Professor Leon O. Chua predicted in 1971 the existence of the fourth basic circuit element [8]. He called it memristor and defined it as a passive device with two terminals, which branch constitutive function relates the magnetic flux linkage and the electric charge. In 2008, the R. Stanley Williams group at Hewlett-Packard Laboratories presented a device whose behavior exhibits the memristance phenomenon [9].

Novel memristor applications became the main thrust in the search for better and more reliable models of the device that can predict the behavior of the electronic system application. With the goal of developing a memristor model that can achieve edge detection with the memristive grid, several features are pursued:

- The model must be charge-controlled in order to reflect the dynamics of the edge detection.
- The model must be recast in a fully symbolic form in order to express the memristance as a function of the device parameters.
- The model must fulfill the fingerprints of the device [10].

The modeling methodology can be described as follows: first, the nonlinear drift mechanism is expressed as a function of charge instead of time; then, a symbolic solution x(q) to the nonlinear equation is found, and finally, x(q) is used to generate the memristance expression.

The nonlinear drift mechanism that governs the functioning of the HP memristor [9] is given hereafter as the ordinary differential equation (ODE) which is expressed in terms of the charge derivative:

$$\frac{dx(q)}{dq} = \eta \kappa f_w(x(q)) \tag{1}$$

where $\kappa = \frac{\mu_v R_{on}}{\Delta^2}$, μ_v is the mobility of the charges in the doped region, Δ is the total length of the device, η describes the displacement direction of x(q) ($\eta = -1$ or +1), and R_{on} is the ON-sate resistance. Besides, $f_w(x(q))$ is the window function. We have selected the window given by [11]

$$f_w = 1 - (2x(q) - 1)^{2k}$$
⁽²⁾

where *k* controls the level of linearity, as *k* increases, the linearity increases in the range $0 \rightarrow 1$.

It is possible to find an analytical solution to Eq. (1) for k = 1; however, for k > 1, the solution can only be assessed by resorting to numeric analysis methods [11]. In this chapter, we resort to the homotopy perturbation method (HPM) reported in [12, 13] to obtain a symbolic solution x(q) that contains the parameters of the memristor. In this method, different solutions are obtained for the choice made on the Joglekar exponent k and the order of the homotopy. Besides, it must be pointed out that a pair of solutions do indeed exist in every case because η takes values of +1 and -1 depending on the direction of the charge displacement.

As an example of the solution, the equation obtained for order-1, k = 3 and $\eta = -1$ is given as follows:

$$\begin{aligned} x_{k1,O3,\eta^{-}} &= \left(X_{0}^{4} + X_{0}^{3} + X_{0}^{2} + X_{0}\right)e^{-4\kappa q} - \left(3X_{0}^{4} + 2X_{0}^{3} + X_{0}^{2}\right)e^{-8\kappa q} \\ &+ \left(3X_{0}^{4} + X_{0}^{3}\right)e^{-12\kappa q} - X_{0}^{4}e^{-16\kappa q} \end{aligned}$$
(3)

where X_0 corresponds to the initial value of the state variable (when the charge is zero). It can be noted that the model only converges for positive values of q, and the function tends to 0 when $q \rightarrow \infty$.

The solution for $\eta = +1$ and positive values of *q* are given by

$$\begin{aligned} x_{k1,O3,\eta^{+}} &= 1 + \left(-X_{0}^{4} + 5X_{0}^{3} - 10X_{0}^{2} + 10X_{0} - 4 \right)e^{-4\kappa q} + \left(3X_{0}^{4} - 14X_{0}^{3} + 25X_{0}^{2} - 20X_{0} + 6 \right)e^{-8\kappa q} \\ &+ \left(-3X_{0}^{4} + 13X_{0}^{3} - 21X_{0}^{2} + 15X_{0} - 4 \right)e^{-12\kappa q} + \left(X_{0}^{4} - 4X_{0}^{3} + 6X_{0}^{2} - 4X_{0} + 1 \right)e^{-16\kappa q} \end{aligned}$$

$$(4)$$

In order to establish a comparison, the numerical solution to Eq. (1) is obtained with the Backward Euler method. **Figure 2** shows the plots of the solution x(q) obtained with the numeric method and with HPM for homotopy orders 1–3 with k = 1, 2 for both directions. **Table 1** shows the values of the parameters used in these evaluations.

2.1. Memristance expressions

Once the solution x(q) is obtained, it is substituted in the coupled resistor equivalent:

$$M(q) = R_{on}x(q) + R_{off}(1 - x(q))$$
(5)

The expressions for the memristance for order-1 with k = 1 - 5 are given hereafter.

Expressions for $\eta = -1$



Figure 2. Plots of x(q) for k = 1, 2. Numerical solution (red) and HPM solutions for order 1 (blue), order 2 (violet), and order 3 (cyan).

$\mu_v \ ({ m m}^2/{ m Vs})$	Δ (nm)	$\kappa \ (m/As)$	X_0
$1 imes 10^{-14}$	10	10,000	0.5

Table 1. Parameters for the plots of x(q).

$$M_{k1,O1,\eta^{-}} = \begin{cases} R_d(X_0 - 1) \left[(X_0 - 2)e^{4\kappa q} - (X_0 - 1)e^{8\kappa q} \right] + R_{on} & q \le 0 \\ \\ R_d X_0 \left[X_0 e^{-8\kappa q} - (X_0 + 1)e^{-4\kappa q} \right] + R_{off} & q > 0 \end{cases}$$
(6)

with $R_d = R_{off} - R_{on}$.

$$M_{k2,01,\eta^-} = \begin{cases} R_d(X_0 - 1) \begin{bmatrix} \frac{1}{3} (2X_0^3 + 3X_0 - 8)e^{8kq} - 3(X_0 - 1)e^{16kq} \\ -2(X_0 - 1)^2 e^{24kq} - \frac{2}{3} (X_0 - 1)^3 e^{32kq} \end{bmatrix} + R_{qn} \quad q \le 0 \\ R_d X_0 \begin{bmatrix} \frac{2}{3} X_0^3 e^{-32kq} - 2X_0^2 e^{-24kq} + 3X_0 e^{-16kq} \\ -\frac{1}{3} (2X_0^3 - 6X_0^2 + 9X_0 + 3)e^{-8kq} \end{bmatrix} + R_{qff} \quad q > 0 \end{cases}$$

$$M_{k3,01,\eta^-} = \begin{cases} R_d(X_0 - 1) \begin{bmatrix} \frac{1}{15} \begin{pmatrix} 16X_0^5 - 20X_0^4 + 20X_0^3 \\ +15X_0 - 46 \end{pmatrix} e^{12kq} \\ -5(X_0 - 1)e^{24kq} - \frac{20}{3} (X_0 - 1)^2 e^{26kq} \\ -5(X_0 - 1)e^{24kq} - \frac{20}{3} (X_0 - 1)^2 e^{26kq} \\ -\frac{20}{3} (X_0 - 1)^3 e^{48kq} - 4(X_0 - 1)^4 e^{60kq} \\ -\frac{16}{15} (X_0 - 1)^5 e^{72kq} \end{bmatrix} + R_{qn} \quad q \le 0 \end{cases}$$

$$R_d X_0 \begin{bmatrix} \frac{16}{15} X_0^5 e^{-72kq} - 4X_0^4 e^{-60kq} + \frac{20}{3} X_0^3 e^{-48kq} \\ -\frac{20}{3} X_0^2 e^{-36kq} + 5X_0 e^{-24kq} \\ -\frac{1}{15} (16X_0^5 - 60X_0^4 + 100X_0^3 - 100X_0^2 + 75X_0 + 15) e^{-12kq} \end{bmatrix} + R_{qf} \quad q > 0 \end{cases}$$
(8)
Charge-Controlled Memristor Grid for Edge Detection 97 http://dx.doi.org/10.5772/intechopen.78610

$$M_{k4,01,\eta^-} = \begin{cases} \left\{ R_d(X_0 - 1) \left[\frac{1}{105} \left(\frac{240X_0^7 - 560X_0^6 + 672X_0^5}{-420X_0^4 + 210X_0^3 + 105X_0 - 352} \right) e^{16xq} \\ -7(X_0 - 1)e^{32xq} - 14(X_0 - 1)^2 e^{48xq} \\ -7(X_0 - 1)e^{32xq} - 14(X_0 - 1)^2 e^{48xq} \\ -\frac{70}{3}(Xo - 1)^3 e^{64xq} - 28(X_0 - 1)^4 e^{80xq} \\ -\frac{112}{5}(X_0 - 1)^5 e^{96xq} - \frac{32}{3}(X_0 - 1)^6 e^{112xq} \\ -\frac{17}{7}(X_0 - 1)^7 e^{128xq} \\ -\frac{17}{7}(X_0 - 1)^7 e^{128xq} \\ +\frac{112}{5}X_0^5 e^{-128xq} - \frac{32}{3}X_0^6 e^{-112xq} \\ +\frac{112}{5}X_0^5 e^{-96xq} - 28X_0^4 e^{-80xq} \\ +\frac{70}{3}X_0^2 e^{-64xq} - 14X_0^2 e^{-48xq} \\ +7X_0 e^{-32xq} \\ -\frac{1}{105} \left(\frac{240X_0^7 - 1120X_0^6 + 2352X_0^5 - 2940X_0^4}{+2450X_0^3 - 1470X_0^2 + 735X_0 + 105} \right) e^{-16xq} \\ \end{cases} \right\}$$

$$M_{k5,OL,\eta^{-}} = \begin{cases} \left\{ \begin{array}{c} \left\{ \begin{array}{l} \frac{1}{135} \left(\frac{1792 X_{0}^{2} - 6048 X_{0}^{8} + 9792 X_{0}^{2} - 9408 X_{0}^{6}}{+ 6048 X_{0}^{3} - 2520 X_{0}^{4} + 840 X_{0}^{3} + 315 X_{0} - 1126} \right) e^{20 x_{0}} \\ -9 (X_{0} - 1) e^{40 x_{0}} - 24 (X_{0} - 1)^{2} e^{40 x_{0}} \\ -9 (X_{0} - 1) e^{40 x_{0}} - 24 (X_{0} - 1)^{2} e^{40 x_{0}} \\ -56 (X_{0} - 1)^{3} e^{80 x_{0}} - \frac{504}{5} (X_{0} - 1)^{4} e^{100 x_{0}} \\ -\frac{672}{5} (X_{0} - 1)^{5} e^{120 x_{0}} - 128 (X_{0} - 1)^{6} e^{140 x_{0}} \\ -\frac{576}{7} (X_{0} - 1)^{7} e^{160 x_{0}} - 32 (X_{0} - 1)^{8} e^{180 x_{0}} \\ -\frac{256}{45} (X_{0} - 1)^{9} e^{200 x_{0}} \\ -\frac{256}{45} (X_{0} - 1)^{9} e^{200 x_{0}} \\ +\frac{576}{7} X_{0}^{2} e^{-160 x_{0}} - 32 X_{0}^{8} e^{-140 x_{0}} \\ +\frac{576}{7} X_{0}^{2} e^{-120 x_{0}} - 504 X_{0}^{4} e^{-140 x_{0}} \\ +\frac{5672}{5} X_{0}^{2} e^{-120 x_{0}} - \frac{504}{5} X_{0}^{4} e^{-100 x_{0}} \\ +\frac{5672}{5} X_{0}^{2} e^{-120 x_{0}} - 24 X_{0}^{2} e^{-60 x_{0}} \\ +9 X_{0} e^{-40 x_{0}} \\ -\frac{1}{135} \left(\frac{1792 X_{0}^{2} - 10080 X_{0}^{8} + 25920 X_{0}^{7} - 40320 X_{0}^{6} \\ +42336 X_{0}^{2} - 31752 X_{0}^{4} + 17640 X_{0}^{3} - 7560 X_{0}^{2} + 2835 X_{0} + 315 \right) e^{-20 x_{0}} \end{array} \right\} + R_{0}$$
(10)

Expressions for $\eta = +1$

$$M_{k1,O1,\eta^{+}} = \begin{cases} R_{d}X_{0} [X_{0}e^{8\kappa q} - (X_{0}+1)e^{4\kappa q}] + R_{off} & q \le 0 \\ \\ R_{d}(X_{0}-1) [(X_{0}-2)e^{-4\kappa q} - (X_{0}-1)e^{-8\kappa q}] + R_{on} & q > 0 \end{cases}$$
(11)

$$M_{k2,01,\eta^{+}} = \begin{cases} R_{d}X_{0} \begin{bmatrix} \frac{2}{3}X_{0}^{3}e^{22xq} - 2X_{0}^{2}e^{24xq} + 3X_{0}e^{16xq} \\ -\frac{1}{3}(2X_{0}^{3} - 6X_{0}^{2} + 9X_{0} + 3)e^{8kq} \end{bmatrix} + R_{off} \qquad q \le 0 \\ R_{d}(X_{0} - 1) \begin{bmatrix} \frac{1}{3}(2X_{0}^{3} + 3X_{0} - 8)e^{-8kq} - 3(X_{0} - 1)e^{-16kq} \\ -2(X_{0} - 1)^{2}e^{-24xq} - \frac{2}{3}(X_{0} - 1)^{3}e^{-32kq} \end{bmatrix} + R_{out} \quad q > 0 \end{cases}$$

$$M_{k3,01,\eta^{+}} = \begin{cases} R_{d}X_{0} \begin{bmatrix} \frac{16}{15}X_{0}^{5}e^{72xq} - 4X_{0}^{4}e^{60xq} + \frac{20}{3}X_{0}^{3}e^{48xq} \\ -\frac{20}{3}X_{0}^{2}e^{26xq} + 5X_{0}e^{24xq} \\ -\frac{1}{15}(16^{5} - 60X_{0}^{4} + 100X_{0}^{3} - 100X_{0}^{2} + 75X_{0} + 15)e^{12kq} \end{bmatrix} + R_{off} \quad q \le 0 \end{cases}$$

$$M_{k3,01,\eta^{+}} = \begin{cases} R_{d}(X_{0} - 1) \begin{bmatrix} \frac{1}{15}(16X_{0}^{5} - 20X_{0}^{4} + 20X_{0}^{3} + 15X_{0} - 46)e^{-12kq} \\ -5(X_{0} - 1)e^{-24kq} - \frac{20}{3}(X_{0} - 1)^{2}e^{-36kq} \\ -\frac{20}{3}(X_{0} - 1)e^{-24kq} - \frac{20}{3}(X_{0} - 1)^{2}e^{-36kq} \\ -\frac{20}{3}(X_{0} - 1)^{3}e^{-48kq} - 4(X_{0} - 1)^{4}e^{-60kq} \\ -\frac{16}{15}(X_{0} - 1)^{5}e^{-72kq} \end{cases}$$

(13)

$$M_{24,01,\eta^{+}} = \begin{cases} R_{d}X_{0}^{d} \left[\frac{16}{7} X_{0}^{2} e^{i2\pi q} - \frac{32}{3} X_{0}^{b} e^{i12\pi q} + \frac{112}{5} X_{0}^{2} e^{i8\pi q} \\ -28X_{0}^{d} e^{i80\pi q} + \frac{70}{3} X_{0}^{3} e^{i4\pi q} - 14X_{0}^{2} e^{i8\pi q} + 7X_{0} e^{i2\pi q} \\ -\frac{1}{105} \left(\frac{240X_{0}^{2} - 1120X_{0}^{6} + 2352X_{0}^{5} - 2940X_{0}^{4}}{+2450X_{0}^{5} - 1470X_{0}^{6} + 735X_{0} + 105} \right) e^{i6\pi q} \\ + \frac{1}{105} \left(\frac{240X_{0}^{2} - 560X_{0}^{6} + 672X_{0}^{5} - 420X_{0}^{4}}{+2450X_{0}^{5} + 105X_{0} - 352} \right) e^{-i6\pi q} \\ -7(X_{0} - 1)e^{-32\pi q} - 14(X_{0} - 1)^{2}e^{-48\pi q} \\ -7(X_{0} - 1)e^{-32\pi q} - 14(X_{0} - 1)^{2}e^{-48\pi q} \\ -\frac{12}{5}(X_{0} - 1)^{2}e^{-36\pi q} - \frac{32}{3}(X_{0} - 1)^{6}e^{-112\pi q} \\ -\frac{17}{7}(X_{0} - 1)^{7}e^{-128\pi q} \\ -\frac{112}{7}(X_{0} - 1)^{7}e^{-128\pi q} \\ + 8e^{\pi} - q > 0 \\ +\frac{112}{7}(X_{0} - 1)^{7}e^{-128\pi q} \\ + 56X_{0}^{2}e^{i8\pi q} - 32X_{0}^{6}e^{i8\pi q} - \frac{32}{5}X_{0}^{4}e^{i0\pi q} \\ + 56X_{0}^{2}e^{i8\pi q} - 24X_{0}^{2}e^{i8\pi q} - \frac{57}{5}X_{0}^{2}e^{i6\pi q} \\ + 56X_{0}^{2}e^{i8\pi q} - 24X_{0}^{2}e^{i8\pi q} - \frac{59}{5}X_{0}^{4}e^{i0\pi q} \\ -\frac{11}{135} \left(\frac{1792X_{0}^{6} - 10080X_{0}^{6} + 2920X_{0}^{7} - 40320X_{0}^{6} + 42336X_{0}^{5}}{-3152} \right) e^{-20\pi q} \\ \\ M_{45,01,\eta^{-}} = \begin{cases} R_{d}(X_{0} - 1) \\ R_{d}(X_{0} - 1) \\ -\frac{15}{135} \left(\frac{1792X_{0}^{6} - 6048X_{0}^{6} + 972X_{0}^{7} - 9408X_{0}^{6} + 6048X_{0}^{5}}{-23526X_{0}^{4} + 1050} \right) e^{-20\pi q} \\ -9(X_{0} - 1)e^{-46\pi q} - 24(X_{0} - 1)^{2}e^{-46\pi q} \\ -9(X_{0} - 1)e^{-46\pi q} - 24(X_{0} - 1)^{2}e^{-46\pi q} \\ -\frac{576}{7}(X_{0} - 1)^{7}e^{-128\pi q} - 128(X_{0} - 1)^{6}e^{-148\pi q} \\ -\frac{576}{7}(X_{0} - 1)^{7}e^{-160\pi q} - 32(X_{0} - 1)^{6}e^{-148\pi q} \\ -\frac{115}{7} \left(\frac{1792X_{0}^{2} - 6048X_{0}^{6} + 972X_{0}^{7} - 9408X_{0}^{6} + 6048X_{0}^{5} \right) e^{-20\pi q} \\ + R_{\pi\pi} - q > 0 \\ + R_{\pi\pi} - q > 0 \\ -\frac{1}{5} \left(\frac{1}{5}(X_{0} - 1)^{7}e^{-160\pi q} - 32(X_{0} - 1)^{6}e^{-148\pi q} \\ -\frac{1}{5} \left(\frac{1}{5}(X_{0} - 1)^{7}e^{-160\pi q} - 32(X_{0} - 1)^{6}e^{-148\pi q} \\ -\frac{1}{5} \left(\frac{1}{5} \left(\frac{1}{5} - \frac{1}{5} \left(\frac{1}{5} \right) \right) e^{-20\pi q} \\ -\frac{1}{5} \left(\frac{1}{5} \left(\frac{1}{5} - \frac{1}{5} \left(\frac{$$

3. Characterization of the model

The developed model is tested in order to verify that it fulfills the main fingerprints of the device [10]. The nominal values of the HP memristor [9] are used, as shown in **Table 2**, where A_p is the amplitude of the sinusoidal stimuli.

On one side, the v(t)-i(t) characteristic of a memristor must be a pinched hysteresis loop (PHL). Besides, the area of the PHL must decrease with the frequency. In the limit as the frequency tends to infinity, the memristor behaves as a linear resistor. In **Figure 3**, the PHLs are shown for k = 1, 5 and $\omega = 1, 2, 5, 10$.

Figure 4 shows the area as a function of the frequency. It can be verified that the lobe area decreases monotonically with the frequency from a critical value ω_c . **Table 3** shows these values for k = 1 - 5.

On the other side, as the frequency tends to infinity, the value of the memristance becomes constant and the device acts as a linear resistor [10]. The limit of the memristance when the frequency $\omega \rightarrow \infty$ can be expressed as

$$\lim_{\omega \to \infty} \left(M_{k_i, O_j} \right) = X_0 R_{on} + (1 - X_0) R_{off} = R_{init}$$
(16)

where k_i and O_i are the selected k and homotopy order, respectively.

$\mu_v ~({ m m^2/Vs})$	Δ (<i>nm</i>)	$\kappa \ (m/As)$	R_{on} (Ω)	R_{off} (Ω)	X_0	A_p (μA)	η
$1 imes 10^{-14}$	10	10,000	100	$16 imes 10^3$	0.5	40	+1

Table 2. Parameter values used in the characterization.



Figure 3. Frequency behavior of the pinched hysteresis loops for (a) k = 1 and (b) k = 5.



Figure 4. PHL lobe area as a function of the frequency (units of area in μm^2) for (a) k = 1 and (b) k = 5.

k	1	2	3	4	5
ω_c	0.947	1.252	1.656	2.013	2.828

Table 3. Critical frequencies for different values of k.

3.1. Comparison with other models

Several models are already reported in the study, which have been developed for different applications. A first scheme is reported in [14] in the form of a macro-model implemented in the SPICE circuit simulator. The second model is reported in [15], which is a mathematical model implemented in MATLAB. **Figure 5** shows the v(t) - i(t) characteristics of these models and our charge-controlled model. For the sake of comparison, the model $M_{k1,O3}$ is used.



Figure 5. Comparison of the v(t) - i(t) curves.



Figure 6. Memristance-charge characteristics.

3.2. Memristance-charge characteristic

Figure 6 shows the M - q curves of the model for both cases of η . It can be seen that for $\eta = -1$, the memristance tends to R_{off} in the positive range of the charge and tends to R_{on} in the negative range of q. On the contrary, when $\eta = +1$, the memristance tends to R_{on} in the positive range of the charge and to R_{off} in the negative range. Besides, the curves with higher k show a sharper transition.

4. Memristive grid for edge detection

Figure 1(b) shows the memristive grid used for edge detection. In fact, each fuse of the grid consists of two memristors in an anti-series connection, that is, the series connection of two memristors connected back to back, as shown in **Figure 7(a)**. The combined M - q characteristic of the memristive fuse has the shape depicted in **Figure 7(b)**. Ideally, the ON-state memristance is zero and the slope from the ON-state to the OFF-state around Q_t is infinite. In

practice, M_{on} has a very low value, and M_{off} takes a very high value. The value of Q_t defines the degree of smoothing: more smoothing is related to larger M_{q} , which implies longer settling times in the edge detection. Besides, the memristance threshold M_{th} , which is related to Q_t , is selected to define which pixel is identified as an edge of the original image.

Figure 7(c) shows the M - q characteristic of the fuse to be used in the memristive grid. The parameters of the model are recast in **Table 4**.

The importance of a smart selection on the M - q characteristic resides in the fact that it allows us to achieve an appropriate smoothing preprocessing [16]. A figure of merit of great significance is the relation between the smoothing level L and the branch memristance in the grid, M_{branch} . In fact, L is a space constant that serves to measure the smoothing as a number of pixels:

$$\lambda = \frac{M_{branch}}{R_{in}}; \quad \varsigma = \cosh^{-1}\left(1 + \frac{\lambda}{2}\right); \quad L = \frac{1}{\varsigma}; \quad (17)$$

Some additional considerations must be taken into account for processing images with a memristive grid, due to the fact that the memristive grid implements a nonlinear anisotropic method. Namely, the method needs a stop criterion to find a solution [17]. The images processed with the memristive grid are in gray scale, and a threshold to stop the process is selected.

4.1. Solving the memristive grid

The equations emanating from the memristive grid form a set of differential algebraic equations (DAEs) that is solved with MATLAB. The number of pixels of the image determines the size of the grid and therefore the number of DAEs.



Figure 7. Memristive fuse: (a) anti-series connection, (b) schematic M-q characteristic, and (c) M-q characteristic of the fuse.

Parm.	$\mu_v ~({\rm m^2/Vs})$	R_{on} (Ω)	Δ (<i>nm</i>)	R_{init} (Ω)	X_0	$R_{off}~(\Omega)$	$M_{on}~(\Omega)$	$M_{\it off}~(\Omega)$	R_{in} (Ω)
Value	$1 imes 10^{-14}$	1	10	1.1	0.999	1100	2.2	1101	50

Table 4. Nominal parameter values.

Figure 8 shows a single node of the grid (node $N_{i,j}$). Herein, the voltage source $d_{i,j}$ is associated with the pixel *i*, *j*, which takes values between $0 \rightarrow 1 V$. KCL analysis of the output node $N_{i,j}$ yields

$$I_{in} + I_{i-1,j} + I_{i+1,j} + I_{i,j-1} + I_{i,j+1} = 0$$
(18)

This can be established as

$$\frac{d_{i,j} - u_{i,j}}{R_{in}} + \frac{u_{i-1,j} - u_{i,j}}{M_{i-1,j}} + \frac{u_{i+1,j} - u_{i,j}}{M_{i+1,j}} + \frac{u_{i,j-1} - u_{i,j}}{M_{i,j-1}} + \frac{u_{i,j+1} - u_{i,j}}{M_{i,j+1}} = 0$$
(19)

where $M_{i-1,j}$, $M_{i+1,j}$, $M_{i,j-1}$, $M_{i,j+1}$ are the memristances incident to the node.

For an $m \times n$ image, KCL analysis on the complete grid yields a system of $m \times n$ DAEs that is solved for the nodal voltages $u_{i,j}$. Moreover, the associated charges of the memristors are calculated by the numerical integration of their currents by using the trapezoidal integration rule. In a last step, the memristance is updated in the charge-controlled model.



Figure 8. Current contributions at node $N_{i,j}$.

As shown in Eq. (17), the level of smoothing depends on the rate $\frac{M_{branch}}{R_{in}}$, that is, the equivalent of each memristance arriving to the node $N_{i,j}$ divided by the input resistance. The initial condition of the memristive grid is $\frac{M_{on}}{R_{in}} = 0.044$ which corresponds to L = 4.78 pixels.

The dynamics of the grid comes from the time-dependent behavior of the memristance, which implies that the value of M_{branch} increases with *t* causing in turn a low level of smoothing. In fact, after a long period of time, the output image gets closer to the original image. It clearly results that a stop criterion is needed.

This criterion is the smoothing time t_{smooth} , since it defines when the smoothing level of the output image is reached. At this point, the edges are determined by those nodes in the grid where the fuses have reached M_{th} . This threshold is referred to as a fraction of the maximum value of the memristance. A percentage of 2 of M_{off} has been used, allowing edges to be detected when the output image still retains a high level of smoothing. As a result, edge detection can be efficiently performed even for images with high levels of noise.

5. Results and comparisons

A benchmark image and its edges drawn by five human observers are presented in **Figure 9** (extracted from the database BSD300 [18]). This image is used to evaluate the performance of the memristive grid.

Figure 10 shows the output image for several levels of smoothing at different transient values. It allows us to verify that as the time increases, the smoothing level decreases, that is, the original image tends to be unveiled.

5.1. Figures of merit for the edge-detection procedure

A way of evaluating the efficiency is by means of the precision-recall curve and the parameter F [19]. On one side, the precision (P) is given as



Figure 9. (a) Benchmark image and (b) ground truth for the edges of the benchmark image.

Charge-Controlled Memristor Grid for Edge Detection 107 http://dx.doi.org/10.5772/intechopen.78610





c) $t = 10 \ ms$

d) $t = 20 \ ms$

Figure 10. Smoothing procedure: output image.

$$P = \frac{T_P}{T_P + F_P} \tag{20}$$

where T_P is the number of pixels that belong to the evaluated edge as well as to the reference edge (true positives), and F_P is the number of pixels that belong to the evaluated edge but not to the reference edge (false positives). In fact, the precision denotes the quality of the detector.

On the other side, the recall parameter is defined as

$$R = \frac{T_P}{T_B} \tag{21}$$

where T_B is the total number of pixels that belong to the edge in the reference image. Actually, the recall factor indicates the probability for an edge to be detected.

Another commonly used parameter is the precision-recall cost ratio F:

$$F = \frac{PR}{\beta P + (1 - \beta)R}$$
(22)

where $\beta \in 0 \rightarrow 1$. In order to have a balanced ratio, $\beta = 0.5$ has been used.



Figure 11. Edge detection: (a) memristive grid at t = 20.45 ms, (b) Canny's method [2] for a threshold 0.422.



Figure 12. Precision-recall plots: (a) memristive grid and (b) Canny's method [2].



Figure 13. Benchmark image with Gaussian noise.

The result of the edge-detection procedure is shown in **Figure 11(a)** for the memristive grid and in **Figure 11(b)** for Canny's method [2].

The precision-recall (P - R) curves are given in **Figure 12(a)** for the memristive grid and (b) for Canny's method. In these plots, the black line represents the average of five curves obtained for



Figure 14. Edge detection for the benchmark image with noise: (a) memristive grid at t = 19.65 ms and (b) Canny's method [2] for a threshold 0.443.



Figure 15. Precision-recall plots for the benchmark image with noise: (a) memristive grid and (b) Canny's method [2].

different transients for the memristive grid and five curves with different thresholds for Canny's method. In addition, the ground truth subjects have been cross-compared and the results are denoted by the green points, which are close to the human average as reported in [19].

The maximum *F* for the memristive grid is 0.76, and it was obtained at $t_{smooth} = 20.45$ ms, while for Canny's method, the maximum *F* is 0.59 for a threshold of 0.422. In this case, the smoothing time is measured when the maximum of *F* parameter is reached, and this is the stop criterion of the method; however, when there is no ground truth to compare the detected edge, the stop criterion must be t_{smooth} . The human average *F* (for the five test observers) is 0.80 [19]. Therefore, the outcomes of the memristive grid exhibit an excellent agreement with outcomes made by humans.

5.2. Processing the noisy image

In order to evaluate the performance of the memristive grid in edge detection for images with noise, Gaussian noise is added to the benchmark image depicted in **Figure 9**. The noisy image



Figure 16. Histograms for 500 images from the database BSD500 [19].



Figure 17. Histograms for 500 images with Gaussian noise from the database BSD500 [19].

(Figure 13) is processed with the memristive grid and Canny's method; the edges detected are shown in Figure 14(a) and (b), respectively.

Figure 15 shows the P - R curves for the memristive grid and for Canny's method. The maximum *F* for the memristive grid is 0.75, and it was obtained at $t_{smooth} = 19.87$ ms, while for Canny's method, the maximum is 0.59 for a threshold of 0.414. For the image under test, the *F* measure does not show a significant difference between the noisy and the original image.

5.3. Comparative results on a set of 500 images

In this paragraph, the performance of the grid is evaluated for 500 images extracted from the database BSD500 [19]. **Figure 16** shows the statistics on the *F* value for the memristive grid, Canny's method, and the human observers. Also, the histogram for the smoothing time in the memristive grid is presented. It can be noticed that the memristive grid produces 149 images with the average *F*, while Canny's method produces 174. However, it must be pointed out that these average images are obtained with better *F* with the memristive grid. In addition, the human *F* results from the database show a less spread distribution centered in the class 0.6-0.7 for nearly 300 images.

A similar analysis is carried out on the set with noisy images. Gaussian noise with mean 0 and variance 0.01 has been added to the input images. The statistics are shown in **Figure 17**.

6. Conclusions

A symbolic model for a charge-controlled memristor has been developed. The model has been incorporated to a memristive grid that has been used as a filter for image smoothing and edge detection. A simple evaluation of the memristance expression confirmed that the model fulfills the fingerprints for the i - v pinched hysteresis loop. Besides, special attention was devoted to the memristance-charge characteristic of the anti-series connection because it constitutes the key element in the memristive grid for achieving edge detection.

The methods for image edge detection usually use a smoothing filter as the first step to improve edge detection. However, in the memristive grid, the smoothing filter is naturally implemented by the same circuit, which allows to have an analog processor that implements both functions. In addition, the grid presents a good performance in edge detection in comparison with the human outcomes.

Future lines of research are mainly devoted to speed up the edge-detection procedure for highresolution images. A relevant topic is to solve the DAEs emanating from the memristive grid by performing parallel computations on multicore computers. In this case, the edge detection can be applied to images arising from data-intensive scenarios, such as medical imaging and remote-sensing imagery.

Author details

Arturo Sarmiento-Reyes and Yojanes Rodríguez Velásquez*

*Address all correspondence to: jarocho@inaoep.mx

Electronics Department, National Institute for Astrophysics, Optics and Electronics, San Andrés Cholula, Puebla, Mexico

References

- [1] Umbaugh SE. Digital Image Processing and Analysis: Human and Computer Vision Applications with CVIPtools. Boca Raton, FL, USA: CRC Press; 2016
- [2] Canny J. A computational approach to edge detection. IEEE Transactions on Pattern Analysis and Machine Intelligence. 1986;8(6):679-698
- [3] Perona P, Malik J. Scale-space and edge detection using anisotropic diffusion. IEEE Transactions on Pattern Analysis and Machine Intelligence. 1990;**12**(7):629-639
- [4] Bakalexis SA, Boutalis YS, Mertzios BG. Edge detection and image segmentation based on nonlinear anisotropic diffusion. In: Digital Signal Processing, 2002. DSP 2002. 2002 14th International Conference on. Vol. 2. IEEE; 2002. pp. 1203-1206
- [5] Harris J, Koch C, Luo J, Wyatt J. Resistive fuses: Analog hardware for detecting discontinuities in early vision. In: Carver Mead, Mohammed Ismail, editors. Analog VLSI implementation of neural systems. chapter 2. Dordrecht: Kluwer Academic Publishers; 1989. pp. 27-55.
- [6] Jiang F, Shi BE. The Nonlinear Memristive Grid. New York, NY: Springer New York; 2011. pp. 209-225
- [7] Jiang F, Shi BE. The memristive grid outperforms the resistive grid for edge preserving smoothing. In: Circuit Theory and Design, 2009. ECCTD 2009. European Conference on. IEEE; 2009. pp. 181-184
- [8] Chua L. Memristor-the missing circuit element. IEEE Transactions on Circuit Theory. 1971; 18(5):507-519
- [9] Strukov DB, Snider GS, Stewart DR, Stanley Williams R. The missing memristor found. Nature. 2008;453(7191):80-83
- [10] Adhikari SP, Sah MP, Kim H, Chua LO. Three fingerprints of memristor. IEEE Transactions on Circuits and Systems I: Regular Papers. 2013;60(11):3008-3021
- [11] Joglekar YN, Wolf SJ. The elusive memristor: properties of basic electrical circuits. European Journal of Physics. 2009;30(4):661

- [12] Velásquez YAR. Development of an analytical model for a charge-controlled memristor and its applications. Master's thesis. Puebla, Mexico: National Institute for Astrophysics, Optics and Electronics (INAOE); 2017
- [13] Sarmiento-Reyes A, Hernández-Martínez L, Vázquez-Leal H, Hernández-Mejía C, Arango GUD. A fully symbolic homotopy-based memristor model for applications to circuit simulation. Analog Integrated Circuits and Signal Processing. 2015;85(1):65-80
- [14] Biolek D, Biolkova V, Biolek Z. Spice model of memristor with nonlinear dopant drift. Radioengineering. 2009;18(2)
- [15] Radwan AG, Zidan MA, Salama KN. Hp memristor mathematical model for periodic signals and dc. In: 2010 53rd IEEE International Midwest Symposium on Circuits and Systems. IEEE; 2010. pp. 861-864
- [16] Shi BE, Chua LO. Resistive grid image filtering: input/output analysis via the cnn framework. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications. 1992;39(7):531-548
- [17] Niklas Nordström K. Biased anisotropic diffusion: A unified regularization and diffusion approach to edge detection. Image and Vision Computing. 1990;8(4):318-327
- [18] Martin D, Fowlkes C, Tal D, Malik J. A database of human segmented natural images and its application to evaluating segmentation algorithms and measuring ecological statistics. In: Computer Vision, 2001. ICCV 2001. Proceedings. Eighth IEEE International Conference on. Vol. 2. IEEE; 2001. pp. 416-423
- [19] Martin DR, Fowlkes CC, Malik J. Learning to detect natural image boundaries using local brightness, color, and texture cues. IEEE Transactions on Pattern Analysis and Machine Intelligence. 2004;26(5):530-549



Edited by Calin Ciufudean

Nowadays, scientific research deals with alternative solutions for creating nontraditional computing systems, such as neural network architectures where the stochastic nature and live dynamics of memristive models play a key role.

The features of memristors make it possible to direct processing and analysis of both biosystems and systems driven by artificial intelligence, as well as develop plausible physical models of spiking neural networks with self-organization.

This book deals with advanced applications illustrating these concepts, and delivers an important contribution for the achievement of the next generation of intelligent hybrid biostructures.

Different modeling and simulation tools can deliver an alternative to funding the theoretical approach as well as practical implementation of memristive systems.

Published in London, UK © 2018 IntechOpen © iLexx / iStock

IntechOpen



