**Design of Digital Advanced Systems Based on Programmable System on Chip**

Nordin Aranzabal, Adrián Suárez, José Torres, Raimundo García‐Olcina, Julio Martos, Jesús Soret, Abraham Menéndez and Pedro A. Martínez

Additional information is available at the end of the chapter

http://dx.doi.org/10.5772/66579

#### **Abstract**

[32] K. Zhang, X. Huang, Z. Wang. High-throughput layered decoder implementation for quasi-cyclic LDPC codes. IEEE Journal on Selected Areas in Communications. 2009;27

[33] O. Boncalo, P. Mihancea, A. Amaricai. Template-based QC-LDPC decoder architecture generation. In: 10th International Conference on Information, Communications and Sig-

[34] O. Boncalo, A. Amaricai, P. Mihancea, V. Savin. Memory trade-offs in layered selfcorrected min-sum LDPC decoders. Analog Integrated Circuits and Signal Processing.

[35] Z. Wu, K. Su. Updating conflict solution for pipelined layered LDPC decoder. In: IEEE International Conference on Signal Processing, Communications and Computing

nal Processing (ICICS); Singapore, 2015. doi:10.1109/ICICS.2015.7459838

(ICSPCC); IEEE; Xi'an, China, 2016. doi:10.1109/ICSPCC.2015.7338879

(6):985–994. doi:10.1109/JSAC.2009.090816

122 Field - Programmable Gate Array

2016;87(2):169–180. doi:10.1007/s10470-015-0639-3

This chapter fills up an advanced analysis of the state-of-the-art design in programmable SoC systems, giving a critical overall vision for every designer to implement real time operating systems and concurrent processing. The content of the chapter is divided in the next four main sections.


As conclusions the advantages of SoC systems when running an embedded Linux for interfacing FPGA based designs are highlighted.

**Keywords:** embedded systems, field programmable gate array (FPGA), system on chip (SoC), codesign hardware/software, embedded Linux, real-time instrument
