**High Resolution Single-Chip Radix II FFT Processor for High-Tech Application High Resolution Single-Chip Radix II FFT Processor for High-Tech Application**

Rozita Teymourzadeh Rozita Teymourzadeh

[39] Fuchs, E. F. Optimization of Induction Motor Efficiency: Single‐Phase Induction Motors.

[40] Blanusa, B. New Trends in Efficiency Optimization of Induction Motor Drives. 1st ed.

[41] Krause, P. C.; Wasynczuk, O.; and Sudhoff, S. D. Analysis of Electric Machinery. 2nd ed.

[42] Hernandez , E.; and Madrigal, M. A step forward in the modeling of the doubly‐fed induction machine for harmonic analysis. IEEE Transactions on Energy Conversion.

4th ed. Colorado: Electric Power Research Institute; 1985. 385 p.

Spain: INTECH Open Access; 2010. 953 p.

2014;**29**(1):149–157. DOI: 10.1109/TEC.2013.2290297.

Michigan: IEEE Press; 1995. 564 p.

66 Fourier Transforms - High-tech Application and Current Trends

Additional information is available at the end of the chapter Additional information is available at the end of the chapter

http://dx.doi.org/10.5772/66745

### **Abstract**

Electrical motors are vital components of many industrial processes and their operation failure leads losing in production line. Motor functionality and its behavior should be monitored to avoid production failure catastrophe. Hence, a high‐tech DSP processor is a significant method for electrical harmonic analysis that can be realized as embedded sys‐ tems. This chapter introduces principal embedded design of novel high‐tech 1024‐point FFT processor architecture for high performance harmonic measurement techniques. In FFT processor algorithm pipelining and parallel implementation are incorporated in order to enhance the performance. The proposed FFT makes use of floating point to realize higher precision FFT. Since floating‐point architecture limits the maximum clock frequency and increases the power consumption, the chapter focuses on improving the speed, area, resolution and power consumption, as well as latency for the FFT. It illus‐ trates very large‐scale integration (VLSI) implementation of the floating‐point parallel pipelined (FPP) 1024‐point Radix II FFT processor with applying novel architecture that makes use of only single butterfly incorporation of intelligent controller. The functional‐ ity of the conventional Radix II FFT was verified as embedded in FPGA prototyping. For area and power consumption, the proposed Radix II FPP‐FFT was optimized in ASIC under Silterra 0.18 µm and Mimos 0.35 µm technology libraries.

**Keywords:** FFT, butterfly, Radix, floating point, high speed, FPGA, Embedded, VLSI
