**3.2 Realization and simulation results of logic gates**
